MC1455, MC1455B,
e
NCV1455B
Timers
The MC1455 monolithic timing circuit is a highly stable controller
capable of producing accurate time delays or oscillation. Additional
terminals are provided for triggering or resetting if desired. In the time
delay mode, time is precisely controlled by one external resistor and
capacitor. For astable operation as an oscillator, the free−running
frequency and the duty cycle are both accurately controlled with two
external resistors and one capacitor. The circuit may be triggered and
reset on falling waveforms, and the output structure can source or sink
up to 200 mA or drive MTTL circuits.
Features
• Direct Replacement for NE555 Timers
• Timing from Microseconds through Hours
• Operates in Both Astable and Monostable Modes
• Adjustable Duty Cycle
• High Current Output Can Source or Sink 200 mA
• Output Can Drive MTTL
• Temperature Stability of 0.005% per °C
• Normally ON or Normally OFF Output
• Pb−Free Packages are Available
38
10 k
0.1 mF
0.01 mF
t = 1.1; R and C = 22 sec
Time delay (t) is variable by
changing R and C (see Figure 16).
4
2
MC1455
5
1.0 k
6
R
7
1.0 mF
1
1N4740
20M
C
MT2
G
−10 V
Figure 1. 22 Second Solid State Time Delay Relay Circuit
V
CC
8
5 k
Threshold
Control Voltage
Trigger
6
5
2
+
Comp
A
−
5 k
+
Comp
B
−
5 k
1
GND Reset
R
S
Flip
Flop
Inhibit/
Reset
Q
4
Figure 2. Representative Block Diagram Figure 3. General Test Circuit
3.5 k
250 V−+
MT1
Load
1N4003
10 mF
7
3
117 Vac/60 Hz
Discharge
Output
http://onsemi.com
MARKING
DIAGRAMS
8
SOIC−8
8
1
D SUFFIX
CASE 751
1455x
ALYW
G
1
8
PDIP−8
P1 SUFFIX
8
CASE 626
1
MC1455yyy
AWL
YYWWG
1
x = B or V
yyy = BP1 or P1
A = Assembly Location
L = Wafer Lot
Y, YY = Year
W, WW = Work Week
G or G = Pb−Free Package
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 9 of this data sheet.
V
I
V
R
Reset 4 8
+
0.01 mF
V
O
Test circuit for measuring DC parameters (to set output and measur
parameters):
a) When V
b) When V
c) When V
c) high, apply Reset voltage, and test for current flowing into Pin 7.
c) When Reset is not in use, it should be tied to V
5
Control
Voltage
Output
I
Sink
I
Source
w 2/3 VCC, VO is low.
S
v 1/3 VCC, VO is high.
S
is low, Pin 7 sinks current. To test for Reset, set V
O
MC1455
3
GND
1
CC
7
V
CC
Discharge
Threshold
6
Trigger
2
CC
700
V
S
2.0 k
I
th
O
.
CC
© Semiconductor Components Industries, LLC, 2006
February, 2006 − Rev. 9
1 Publication Order Number:
MC1455/D
MC1455, MC1455B, NCV1455B
MAXIMUM RATINGS (T
= +25°C, unless otherwise noted.)
A
Rating Symbol Value Unit
Power Supply Voltage V
Discharge Current (Pin 7) I
CC
7
+18 Vdc
200 mA
Power Dissipation (Package Limitation)
P1 Suffix, Plastic Package
Derate above T
D Suffix, Plastic Package
= +25°C
A
Derate above TA = +25°C
Operating Temperature Range (Ambient)
MC1455B
MC1455
NCV1455B
Maximum Operating Die Junction Temperature T
Storage Temperature Range T
P
D
P
D
T
A
625
5.0
625
160
−40 to +85
mW
mW/°C
mW
°C/W
°C
0 to +70
−40 to +125
J
stg
+150 °C
−65 to +150 °C
Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit
values (not normal operating conditions) and are not valid simultaneously . If these limits are exceeded, device functional operation is not implied,
damage may occur and reliability may be affected.
ELECTRICAL CHARACTERISTICS (T
Characteristics
Operating Supply Voltage Range V
Supply Current
V
= 5.0 V, RL = R
CC
VCC = 15 V, RL = R, Low State (Note 1)
= +25°C, VCC = +5.0 V to +15 V, unless otherwise noted.)
A
Symbol Min Typ Max Unit
CC
I
CC
4.5 − 16 V
mA
−
−
3.0
10
6.0
15
Timing Error (R = 1.0 kW to 100 kW) (Note 2)
Initial Accuracy C = 0.1 mF
Drift with Temperature
Drift with Supply Voltage
Threshold Voltage/Supply Voltage Vth/V
Trigger Voltage
V
CC
V
CC
= 15 V
= 5.0 V
V
Trigger Current I
Reset Voltage V
Reset Current I
Threshold Current (Note 3) I
Discharge Leakage Current (Pin 7) I
Control Voltage Level
V
= 15 V
CC
VCC = 5.0 V
Output Voltage Low
I
= 10 mA (VCC = 15 V)
Sink
I
= 50 mA (VCC = 15 V)
Sink
I
= 100 mA (VCC = 15 V)
Sink
= 200 mA (VCC = 15 V)
I
Sink
I
= 8.0 mA (VCC = 5.0 V)
Sink
= 5.0 mA (VCC = 5.0 V)
I
Sink
Output Voltage High
V
= 15 V (I
CC
= 15 V (I
V
CC
VCC = 5.0 V (I
Source
Source
Source
= 200 mA)
= 100 mA)
= 100 mA)
dischg
V
V
V
Rise Time Differential Output t
Fall Time Differential Output t
T
R
th
CL
OL
OH
−
−
−
CC
T
− 2/3 −
−
−
− 0.5 −
R
0.4 0.7 1.0 V
− 0.1 − mA
− 0.1 0.25
− − 100 nA
9.0
2.6
−
−
−
−
−
−
−
12.75
2.75
r
f
− 100 − ns
− 100 − ns
1.0
50
0.1
5.0
1.67
10
3.33
0.1
0.4
2.0
2.5
−
0.25
12.5
13.3
3.3
−
−
−
−
−
11
4.0
0.25
0.75
2.5
−
−
0.35
−
−
−
%
PPM/°C
%/V
V
mA
mA
V
V
V
1. ‘Supply current when output is high is typically 1.0 mA less.
2. Tested at V
3. This will determine the maximum value of R
= 0°C for MC1455, T
4. T
low
= +70°C for MC1455, T
T
high
5. NCV prefix is for Automotive and other applications requiring site and change control.
= 5.0 V and VCC = 15 V Monostable mode.
CC
= −40°C for MC1455B, NCV1455B
low
= +85°C for MC1455B, T
high
+ RB for 15 V operation. The maximum total R = 20 MW .
A
= +125°C for NCV1455B
high
http://onsemi.com
2
MC1455, MC1455B, NCV1455B
CC
150
125
100
75
50
PW, PULSE WIDTH (ns min)
25
0
V
, MINIMUM TRIGGER VOLTAGE (x VCC = Vdc)
T(min)
Figure 4. Trigger Pulse Width
2.0
1.8
1.6
1.4
1.2
(Vdc)
OH
1.0
−V
0.8
CC
V
0.6
0.4
0.2
0
1.0
2.0 5.0 10 20 50 100
Figure 6. High Output Voltage Figure 7. Low Output Voltage
I
Source
25°C
25°C
(mA)
0°C
70°C
0.30.20.10
5.0 V ≤ VCC ≤ 15 V
0.4
10
25°C
8.0
6.0
4.0
, SUPPLY CURRENT (mA)
CC
2.0
I
0
, SUPPLY VOLTAGE (Vdc)
V
CC
Figure 5. Supply Current
10
I
(mA)
Sink
= 5.0 Vdc
CC
25°C
1.0
0.1
, LOW OUTPUT VOLTAGE (Vdc)
OL
V
0.01
1.0 2.0 5.0 10 20 50 100
@ V
155.0 10
10
1.0
0.1
, LOW OUTPUT VOLTAGE (Vdc)
OL
V
0.01
1.0
25°C
2.0 5.0 10 20 50 100
I
(mA)
Sink
Figure 8. Low Output Voltage
@ V
= 10 Vdc
http://onsemi.com
, LOW OUTPUT VOLTAGE (Vdc)
V
3
OL
1.0
0.1
0.01
10
25°C
1.0
2.0 5.0 10 20 50 100
I
(mA)
Sink
Figure 9. Low Output Voltage
@ VCC = 15 Vdc
MC1455, MC1455B, NCV1455B
1.015
1.010
1.005
1.000
0.995
, DELAY TIME NORMALIZED
d
t
0.990
0.985
0101510 20
5.0
VCC, SUPPLY VOLTAGE (Vdc)
Figure 10. Delay Time versus Supply Voltage
300
250
200
1.015
1.010
1.005
1.000
0.995
, DELAY TIME NORMALIZED
d
t
0.990
0.985
− 75 − 50 −25 0 25 50 75 100 125
TA, AMBIENT TEMPERATURE (°C)
Figure 11. Delay Time versus Temperature
150
100
, PROPAGATION DELAY TIME (ns)t
pd
0°C
70°C
50
0
0
V
T(min)
25°C
0.1 0.2 0.3 0.4
, MINIMUM TRIGGER VOLTAGE (x VCC = Vdc)
Figure 12. Propagation Delay
versus Trigger Voltage
http://onsemi.com
4
MC1455, MC1455B, NCV1455B
Control Voltage
Threshold
V
CC
Comparator
Trigger
Comparator
1.0 k4.7 k 830 4.7k
5.0 k
Flip−Flop Output
6.8 k
Threshold
10 k
Trigger
Reset
Reset
Discharge
GND
Discharge
100 k
100
Figure 13. Representative Circuit Schematic
GENERAL OPERATION
The MC1455 is a monolithic timing circuit which uses an
external resistor − c apacitor n etwork a s i ts t iming element. I t
can be used in both the monostable (one−shot) and astable
modes with frequency and duty cycle controlled by the
capacitor and resistor values. While the timing is dependent
upon the external passive components, t he monolithic c ircuit
provides the starting circuit, voltage comparison and other
functions needed for a c omplete t iming c ircuit. I nternal t o t he
integrated circuit are two comparators, one for the input
signal and the o ther f or c apacitor v oltage; a lso a f lip−flop and
digital output are included. The comparator reference
voltages are always a fixed ratio of the supply voltage thus
providing output timing independent of supply voltage.
Monostable Mode
In the monostable mode, a capacitor and a single resistor
are used for the timing network. Both the threshold terminal
and the discharge transistor terminal are connected together
in this mode (refer to circuit in Figure 14). When the input
voltage to the trigger comparator falls below 1/3 V
CC
, the
comparator output triggers t he f lip−flop so that i ts o utput s ets
low. This turns the capacitor discharge transistor “off” and
drives the digital output to the high state. This condition
allows the capacitor to charge a t a n e xponential r ate w hich i s
set by the RC time constant. When the capacitor voltage
reaches 2/3 V
, the threshold comparator resets the
CC
flip−flop. This action discharges the timing capacitor and
returns the digital output to the low state. Once the flip−flop
7.0 k
3.9 k
Output
5.0 k
5.0 k
c b
4.7 k
e
c
220
4.7 k
b
has been triggered b y a n i nput s ignal, i t c annot b e r etriggered
until the present timing period has b een c ompleted. T he t ime
that the output is high is given by the equation t = 1.1 R
Various combinations of R and C and their associated times
are shown in Figure 16. The trigger p ulse w idth m u st be l e ss
than the timing period.
A reset pin is provided to discharge the capacitor, thus
interrupting the timing cycle. As long as the reset pin is low,
the capacitor discharge transistor is t urned “ on” a nd p revents
the capacitor f rom c har ging. W hile t he r eset v oltage i s applied
the digital output will remain the same. The reset pin should
be tied to the supply voltage when not in use.
+VCC (5.0 V to 15 V)
Output
3
2
Trigger
Reset
4
MC1455
R
L
R
L
Figure 14. Monostable Circuit
V
CC
8
Discharge
7
6
Threshold
5
Control
1
Voltage
0.01 mF
C.
A
R
A
C
http://onsemi.com
5
MC1455, MC1455B, NCV1455B
100
10
μ
1.0
0.1
C, CAPACITANCE ( F)
0.01
t = 50 ms/cm
(RA = 10 kW, C = 0.01 mF, RL = 1.0 kW, VCC = 15 V)
Figure 15. Monostable Waveforms Figure 16. Time Delay
+VCC (5.0 V to 15 V)
Output
3
Trigger
2
Reset
4
MC1455
R
L
R
L
V
CC
8
7Discharge
6Threshold
5
Control
1
Voltage
R
A
R
B
C
Figure 17. Astable Circuit Figure 18. Astable Waveforms
Astable Mode
In the astable mode the timer is connected so that it will
retrigger itself and cause the capacitor voltage to oscillate
between 1/3 V
The external capacitor changes t o 2/3 V
R
and discharges to 1/3 VCC through RB. By varying the
B
and 2/3 VCC. See Figure 17.
CC
through RA and
CC
ratio of these resistors the duty cycle can be varied. The
charge and discharge times are independent of the supply
voltage.
The charge time (output high) is given by:
t1+ 0.695(RA) RB)C
The discharge time (output low) is given by:
t2+ 0.695(RB)C
Thus the total period is given by:
T + t1) t2+ 0.695(RA) 2RB)C
0.001
10 ms 100 ms
(RA = 5.1 kW, C = 0.01 mF, RL = 1.0 kW; RB = 3.9 kW, VCC = 15 V)
1.0 ms 10 ms 100 ms 1.0 10 100
t
, TIME DELAY (s)
d
t = 20 ms/cm
To obtain the maximum duty cycle RA must be as small as
possible; but it must also be large enough to limit the
discharge current (Pin 7 current) within the maximum rating
of the discharge transistor (200 mA).
The minimum value of R
VCC(Vdc)
R
w
A
100
10
μ
1.0
0.1
I7 (A)
is given by:
A
VCC(Vdc)
w
0.2
The frequency of oscillation is then:
f +
1
+
1
(RA) 2RB)C
and may be easily found as shown in Figure 19.
R
The duty cycle is given by:
DC +
B
RA) 2R
1.44
B
http://onsemi.com
6
C, CAPACITANCE ( F)
0.01
(R
+ 2 RB)
A
0.001
0.1 1.0 10 100 1.0 k 10 k 100
f, FREE RUNNING FREQUENCY (Hz)
Figure 19. Free Running Frequency
MC1455, MC1455B, NCV1455B
APPLICATIONS INFORMATION
Linear Voltage Ramp
In the monostable mode, the resistor can be replaced by a
constant current source to provide a l inear ramp v oltage. T he
capacitor still charges from 0 V
to 2/3 VCC. The linear
CC
ramp time is given by:
t =
V
2
CC
3
, where I =
1
V
CC
− VB − V
R
E
BE
If VB is much larger than VBE, then t can be made
independent of V
Reset 4
3
Digital
Output
2
Trigger
.
CC
MC1455
1
V
CC
8V
CC
0.01 mF
7
6
5
V
Sweep
Output
Control
Voltage
R
E
2N4403
or Equiv
E
I
C
R1
V
R2
B
Missing Pulse Detector
The timer can be used to produce an output when an input
pulse fails to occur within the delay of the timer. To
accomplish this, set the time delay to be slightly longer than
the time between successive input pulses. The timing cycle
is then continuously reset by the input pulse train until a
change in frequency or a missing pulse allows completion of
the timing cycle, causing a change in the output level.
(5.0 V to 15 V)
+V
CC
V
CC
Discharge
7
Threshold
6
5
0.01 mF
Control
Voltage
R
A
2N4403
or Equiv
C
Output
Input
R
L
Trigger
Reset
48
3
MC1455
2
1
Figure 20. Linear Voltage Sweep Circuit Figure 21. Missing Pulse Detector
t = 100 ms/cm
(R
= 10 kW, R2 = 100 kW, R1 = 39 kW, C = 0.01 mF, VCC = 15 V) (RA = 2.0 kW, RL = 1.0 kW, C = 0.01 mF, VCC = 15 V)
E
t = 500 ms/cm
Figure 22. Linear Voltage Ramp Waveforms Figure 23. Missing Pulse Detector Waveforms
http://onsemi.com
7
MC1455, MC1455B, NCV1455B
Pulse Width Modulation
If the timer is triggered with a continuous pulse train in the
monostable mode of operation, the charge time of the
capacitor can be varied by changing the control voltage at
Pin 5. In this manner, the output pulse width can be
modulated by applying a modulating signal that controls the
threshold voltage.
+VCC (5.0 V to 15 V)
Output
Clock
Input
R
L
3
2
48
MC1455
1
Figure 24. Pulse Width Modulator
9.1 k
84
6
7
1.0 mF
2
MC1455
1
5
3
0.01 mF
0.001 mF
27 k
5.0 mF
7
6
5
R
Modulation
Input
9.1 k
6
7
2
A
C
84
MC1455
1
(RA = 10 kW, C = 0.02 mF, VCC = 15 V)
t = 0.5 ms/cm
Figure 25. Pulse Width Modulation Waveforms
T est Sequences
Several timers can be connected to drive each other for
sequential timing. An example is shown in Figure 26 where
the sequence is started by triggering the first timer which
runs for 10 ms. The output then switches low momentarily
and starts the second timer which runs for 50 ms and so forth.
V
(5.0 V to 15 V)
CC
5
3
5.0 mF
18.2 k
6
7
2
84
MC1455
1
27 k
0.01 mF 0.01 mF
5
3
0.001 mF
Load
Load
Figure 26. Sequential Timer
http://onsemi.com
8
Load
MC1455, MC1455B, NCV1455B
ORDERING INFORMATION
Device Operating Temperature Range Package Shipping
MC1455P1
MC1455P1G PDIP−8
MC1455D SOIC−8 98 Units / Rail
MC1455DG SOIC−8
MC1455DR2 SOIC−8 2500 Units / Tape & Reel
MC1455DR2G SOIC−8
MC1455BD
MC1455BDG SOIC−8
MC1455BDR2 SOIC−8 2500 Units / Tape & Reel
MC1455BDR2G SOIC−8
MC1455BP1 PDIP−8 50 Units / Rail
MC1455BP1G PDIP−8
NCV1455BDR2*
NCV1455BDR2G* SOIC−8
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
*NCV prefix is for automotive and other applications requiring site and control changes.
TA = 0°C to +70°C
TA = −40°C to +85°C
TA = −40°C to +125°C
PDIP−8 50 Units / Rail
50 Units / Rail
(Pb−Free)
98 Units / Rail
(Pb−Free)
2500 Units / Tape & Reel
(Pb−Free)
SOIC−8 98 Units / Rail
98 Units / Rail
(Pb−Free)
2500 Units / Tape & Reel
(Pb−Free)
50 Units / Rail
(Pb−Free)
SOIC−8 2500 Units / Tape & Reel
2500 Units / Tape & Reel
(Pb−Free)
†
http://onsemi.com
9
SOIC−8
−Y−
−Z−
MC1455, MC1455B, NCV1455B
PACKAGE DIMENSIONS
D SUFFIX
CASE 751−07
ISSUE AG
NOTES:
−X−
A
58
B
1
S
0.25 (0.010)
4
M
M
Y
K
G
C
H
D
0.25 (0.010) Z
M
Y
SXS
SEATING
PLANE
0.10 (0.004)
N
X 45
_
M
J
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL
IN EXCESS OF THE D DIMENSION AT
MAXIMUM MATERIAL CONDITION.
6. 751−01 THRU 751−06 ARE OBSOLETE. NEW
STANDARD IS 751−07.
MILLIMETERS
DIMAMIN MAX MIN MAX
4.80 5.00 0.189 0.197
B 3.80 4.00 0.150 0.157
C 1.35 1.75 0.053 0.069
D 0.33 0.51 0.013 0.020
G 1.27 BSC 0.050 BSC
H 0.10 0.25 0.004 0.010
J 0.19 0.25 0.007 0.010
K 0.40 1.27 0.016 0.050
M 0 8 0 8
____
N 0.25 0.50 0.010 0.020
S 5.80 6.20 0.228 0.244
INCHES
SOLDERING FOOTPRINT*
1.52
0.060
7.0
0.275
0.6
0.024
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
4.0
0.155
1.270
0.050
SCALE 6:1
ǒ
inches
mm
Ǔ
http://onsemi.com
10
PDIP−8
NOTE 2
−T−
SEATING
PLANE
H
58
−B−
14
F
−A−
C
N
D
G
0.13 (0.005) B
MC1455, MC1455B, NCV1455B
PACKAGE DIMENSIONS
P1 SUFFIX
CASE 626−05
ISSUE L
L
J
K
M
M
A
T
M
M
NOTES:
1. DIMENSION L TO CENTER OF LEAD WHEN
FORMED PARALLEL.
2. PACKAGE CONTOUR OPTIONAL (ROUND OR
SQUARE CORNERS).
3. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
DIM MIN MAX MIN MAX
A 9.40 10.16 0.370 0.400
B 6.10 6.60 0.240 0.260
C 3.94 4.45 0.155 0.175
D 0.38 0.51 0.015 0.020
F 1.02 1.78 0.040 0.070
G 2.54 BSC 0.100 BSC
H 0.76 1.27 0.030 0.050
J 0.20 0.30 0.008 0.012
K 2.92 3.43 0.115 0.135
L 7.62 BSC 0.300 BSC
M −−− 10 −−− 10
N 0.76 1.01 0.030 0.040
INCHESMILLIMETERS
__
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
“Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 61312, Phoenix, Arizona 85082−1312 USA
Phone: 480−829−7710 or 800−344−3860 Toll Free USA/Canada
Fax: 480−829−7709 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Japan: ON Semiconductor, Japan Customer Focus Center
2−9−1 Kamimeguro, Meguro−ku, Tokyo, Japan 153−0051
Phone: 81−3−5773−3850
http://onsemi.com
11
ON Semiconductor Website: http://onsemi.com
Order Literature: http://www.onsemi.com/litorder
For additional information, please contact your
local Sales Representative.
MC1455/D
Loading...