NXP Semiconductors PN544 Design Manual

AN145715

PN544 Antenna Design Guide

Rev. 1.5 — 28th August 2009 Application Note

Document information

Info Content

Keywords NFC, PN544, Antenna Design, RF Design

Abstract This application notes provides guidance on antenna and RF design for

NFC device PN544.

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

Revision history

Rev Date Description

1.0 18/02/2008 Initial Release

1.1 14/05/2008 Updates on demo board antenna default matching

1.2 27/02/2009 Update on antenna topology

1.3 12/03/2009 Minor Updates

1.4 30/06/2009 Appendix B added

1.5 28/08/2009 U

max changed to 1.7V

RX

Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: [e-mail]

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 2 of 43

NXP Semiconductors

PN544 Antenna Design Guide

AN145715

1. 0Introduction

1.1 11B11BPurpose and scope

This application draft is intended to give a practical guide to estimate and tune antenna
components for the PN544 antenna topology. The PN544 is capable of performing
Reader/Writer (R/W) as well as target mode functionalities. This guide is not primarily
based on a strong mathematical background but on a practical approach towards PN544
antenna tuning. Therefore it is recommended to read and use this document as
described in the chapter

To get hands-on experience it is recommended to use an antenna which has
approximately the same outlines as the one used throughout this document.

This document will be adapted for upcoming versions and may contain a modification of
the following topology or even contain further antenna topologies.

50H50H49H3 “Tuning Procedure”.

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 3 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

2. 1B1BPN544 Topology

The PN544 topology is outlined in 51H51H50HFig 1. It can be seen that only one antenna (Z
used for Reader/Writer-and Card mode. The number of turns for this antenna topology
using the PN544 demo board is six.

CRX

ant

) is

57B56B57B56B

Fig. 1 PN544 antenna topology

The following component tolerances (maximum values) are required for an appropriate
tuning:

Component Maximum tolerance Component Maximum tolerance

L0 5% RQ 5%

C0 5% Rx

C1 2% R2

C2a 2% CRX

C2b 2% CVMID

5%

5%

5%

5%

The antenna size used throughout this document is 3 cm x 5 cm. Refer also to 52H52H51HTable 1
for more details.

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 4 of 43

53H53H52HFig 2 shows the PCB-schematic of the antenna which is used in this

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

document. The MatchTX1 and MatchTX2 points are connected to the damping resistors
R

as well as to the capacitors C2b for the ANT1 and ANT2 pins (see also 54H54H53HFig 1).

q

For the sake of simplicity

55H55H54HFig 2 is a sketch of a possible PN544 demo board

antenna.

Connections MatchTX1, MatchTX2 and ANT1, ANT2 on the provided NXP PN544

demo board are routed differently.

This has no impact on the tuning procedure described.

Fig. 2 6-turn demo board antenna sketch

Antenna outlines

Physical outlines of the antenna board are shown here

description value dimensions

size 3 x 5 cm

# turns R/W 6

Copper width 0.05 cm

Spacing 0.05 cm

Copper height 35 μm

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 5 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

3. 2B2BTuning Procedure

Please follow the steps below for tuning the antenna. The antenna is matched without
powering the PN544 IC. A detailed description of each step will follow after this chapter.

Step 1: At first the antenna has to be matched to the PN544 as described in
chapter

Outcome: Basic tuning with resonance frequency of 13.56MHz at 80Ohm

56H56H55H4. In this phase C2b is not assembled.

C

RX

RX

R

R

1

2

V

MID

C

VMID

TX1

PN544

TVSS

L

0

EMC
Filter

L

0

TX2

C

1

C

0

Matching

Circuit

C

0

C

1

R

q

C

2

Antenna

C

2

R

q

13.56MHz at

approximately

80Ohm

Matching circuitry and smith chart of antenna in step 1

Step 2: After tuning the antenna, C2b needs to be assembled to connect to ANT1 and

ANT2 pins. The C2 value is therefore split-up. This means if C2 is calculated and
assembled with 47pF in Step 1, then this values is split up into 20pF for C2a and 27pF
for C2b (see chapter

56H6B6BStep 4 – Card mode tuning).

Outcome: C2 splits into C2a and C2b. (By assembling C2b, the matching circuit
is now configured for card mode)

Note: The resonance frequency of the card mode is measured contactless as
described in

57HAppendix B

CRX

Block diagram with ANT1 and ANT2 connected

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 6 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

Step 3: This step includes the validation of the Reader/Writer matching, which is

simulated by shortening the two C2b capacitors with a 10 Ohm resistor. An
asymmetric impedance curve with R
network analyzer. Further details on fine-tuning can be found in chapter

Outcome: Asymmetric Reader/Writer tuning at 13.56MHz with R

=80Ohm at 13.56Mhz shall be seen on the

match

57H57H6.

=80Ohm

match

Smith chart of the asymmetric Reader/Writer tuning

Step 4: By removing the 10Ohm resistor, the matching circuit is configured for card

mode. The PN544 has to be powered and configured as card. The resonance
frequency should be in the range of 14.5 to 16Mhz. Further details on tuning can be
found in chapter

58H58H58H7.

Outcome: Card tuning in between 14.5MHz to 16MHz measured with impedance
analyzer.

Attention

Step 3 and Step 4 may be repeated to find a good compromise between
Reader/Writer and card mode tuning. The target of the tuning is to find component
values such that in

• Reader/Writer mode -> R

• Card mode -> f

=14.5 – 16 MHz

res

=80Ohm at 13.56Mhz

match

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 7 of 43

x

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

4. 3B3BStep 1 – Antenna Matching

The RF block diagram shows the circuitry design with all relevant components required
to connect an antenna to the PN544. It also ensures the transmission of energy and data
to the target device as well as the reception of a target device answer.

R2

R

Fig. 3 Block diagram of the complete RF part

59H59H59HFig 6 shows only the RF part. For a proper operation the supplies and the host interface

have to be connected

The EMC filter reduces 13.56MHz harmonics and performs an impedance
transformation.

The Matching Circuit acts as an impedance transformation block and joins the antenna
to the EMC-filter.

The Antenna coil itself generates the magnetic field.

The RX path provides the signal to the PN544 internal receiving stage.

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 8 of 43

ω

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

4.1 12B12BEquivalent circuit

The following subchapters describe the matching procedure. It starts with the
determination of the antenna parameters and ends with a fine tuning of the antenna
circuitry.

4.1.1 26B26BDetermination of series equivalent circuit

The antenna loop has to be connected to an impedance or network analyzer to measure
the series equivalent components.

The equivalent circuit (see

conditions especially if the antenna will be operated in metal environment or a
ferrite will be used for shielding.

60H60H60HFig 7) must be determined under final environmental

R

a

C

a

L

a

Antenna

Fig. 4 Series equivalent circuit

Typical values:

= 0.3...3µH

L

a

= 3...30pF

C

a

= 0.3...8Ω

R

a

= self-resonance frequency of the antenna

f

ra

The antenna capacitance C

C

=

a

()

21⋅⋅

π

can be calculated with:

a

2

Lf

ara

The antenna parasitic capacitance Ca should be kept low to achieve a self-resonance
frequency > 35 MHz.

(1)

4.1.2 27B27BCalculation of damping resistor RQ

The quality factor of the antenna is calculated with

LQ⋅

=

a

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 9 of 43

a

R

a

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

If the calculated value of Qa is higher than the target value of 35, an external damping
resistor R

has to be inserted on each antenna side to reduce the Q-factor to a value of

Q

35 (±10%).

The value of R

R

Q

(each side of the antenna) is calculated by

Q

⋅

L

ω

⎛

5.0

⋅=

a

⎜

35

⎝

⎞

−

R

⎟

a

⎠

4.1.3 28B28BDetermination of parallel equivalent circuit

The parallel equivalent circuit of the antenna together with the added external
damping resistor R

be sure to achieve the required value of Q=35.

The equivalent circuit (

especially if the antenna will be operated in metal environment or a ferrite will be
used for shielding.

has to be measured. The quality factor should be checked again to

Q

61H61H61HFig 8) must be determined under final environmental conditions

C

Fig. 5 Parallel equivalent circuit

RpaL

pa

pa

The following formula applies

=

LL

ˆ

apa

=

CC

ˆ

apa

⋅

ω

=

R

ˆ

pa

2

)(

L

a

2

⋅+

RR

Qa

R

Q

Antenna

R

Q

4.2 13B13BEMC filter design

The EMC filter circuit for the PN544 fulfills two functions: the filtering of the signal and
impedance transformation block. The main properties of the impedance transformation
are:

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 10 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

Decreasing the amplitude rise time after a modulation phase
Increasing the receiving bandwidth

The EMC filter and the matching circuit must transform the antenna impedance to the
required TX matching resistance Z

(f) at the operating frequency of f = 13.56 MHz.

match

Fig. 6 Impedance transformation

The measured Z
R

.

match/2

can be remodeled in an equivalent circuit loading each TX pin with

match(f)

When cutting the circuitry after the EMC filter the precondition Rmatch/2 needs to be
introduced to calculate the remaining components.

Note, that R

does not reflect the driver resistance!

match/2

Fig. 7 Definition of transformation impedance Ztr

jXRZ +=

trtrtr

*

jXRZ −=

trtrtr

EMC filter general design rules:

= 390nH - 1µH

L

0

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 11 of 43

NXP Semiconductors

PN544 Antenna Design Guide

Filter resonance frequency fr0 = 15.5MHz ...16MHz, => C0

C

=

0

The EMC filter resonance frequency f
frequency determined by the highest data rate (848 kHz sub carrier) in the system.

Example:

= 560nH

L

0

= 15.5MHz

f

r0

= 188.3pF → chosen: 180pF

C

0

1

()

2

⋅⋅

π

0

r

2

Lf

0

has to be higher than the upper sideband

r0

AN145715

A recommended value of 560nH for L
following formulas apply for Z
matching components.

R

=

R

tr

2

1

()

2

CL

00

match

ant

⎛

ωω

⎜

= Re(Z

⎝

2

()

1

ω

0

X

tr

⋅⋅=

2

ω

2

()

1

2

CL

00

is chosen to calculate the capacitance C0. The

0

)+Im(Z

ant

⋅⋅+⋅⋅−

C

match

4

match

2

2

⎞
⎟

0

⎠

2

⋅−⋅⋅−⋅

⋅⋅+⋅⋅−

C

R

match

2

R

CLL

00

R

⎛

ωω

⎜
⎝

) and are needed to calculate the

ant

C

0

2

⎞
⎟

0

⎠

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 12 of 43

NXP Semiconductors

PN544 Antenna Design Guide

AN145715

4.2.1 Capacitive tuning of antenna

Due to detuning effects in close distance between reader and card antennas a capacitive
tuning is recommended.

Fig. 8 Smith diagram for capacitive antenna tuning

It is accomplished by lowering C0 compared to the design guidelines given for the first
generation NFC devices.

The reason for the higher cut-off frequency is a higher stability with close coupling
devices in reader mode: less detuning effect. Minimum field strength of 1.5A/m can be
provided also with close coupling devices.

4.3 14B14BMatching circuit design

4.3.1 29B29BComponent calculation

The following formulas apply for the series and parallel matching capacitances:

C

≈

1

ω

⎛
⎜

⋅

⎜
⎝

1

RR

⋅

patr

+

⎞

X

tr

⎟
⎟

24

⎠

C ⋅−

2

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 13 of 43

1

≈ 2

2

ω

−

L

pa

⋅

ω

2

1

RR

⋅

⋅

patr

C

pa

4

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

Finally, a fine tuning of the matching circuit is often necessary, since the calculated
values are based on simplified equations and the equivalent circuit values contain some
errors as well.

4.4 15B15BTuning procedure

The matching circuit elements C
resistance R
R

+ jX

match

(X

match

is measured with an impedance or network analyzer. The Z

match

= 0) at the PN544 TX pins. The matching impedance Z

match

between TX1 and TX2 as shown in
analyzer.

and C2 must be tuned to get the required matching

1

match

point

match

62H62H62HFig 12 is the probing point for the network/impedance

=

Fig. 9 Measurement of matching impedance

63H63H63HFig 13 shows the smith chart simulation for Z

Fig. 10 Smith chart for matching impedance

match

/ 2:

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 14 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

All tuning and measurement of the NFC antenna has to be performed at the final

mounting position to consider all parasitic effects like metal which influences the
quality factor, the inductance and parasitic capacitance.

4.4.1 30B30BTransmitter matching resistance R

The transmitter (TX) matching resistance R

match

defines the equivalent resistance at the

match

operating frequency present between the transmitter output pins TX1 and TX2 of the
PN544. Different equivalent resistive loads lead to different transmitter supply currents.

An optimum tuning R

for PN544 is 80Ohm

match

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 15 of 43

NXP Semiconductors

PN544 Antenna Design Guide

AN145715

4.5 16B16BImpact of the tuning capacitors visualized on Smith chart

4.5.1 31B31BEMC capacitance C0

The following diagrams show the effect to the impedance curve by changing C0.

The smith charts show the matching impedance Z

/ 2 vs. frequency.

match

a. C0 reference value

b. C0 lower than reference value c. C0 higher than reference value

Fig. 11 Smith charts for C0 tuning

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 16 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

4.5.2 32B32BSeries capacitance C1

The following diagrams show the effect to the impedance curve by changing C1.

The smith charts in

64H64H64HFig 15 show the matching impedance Z

/ 2 vs. frequency.

match

d. C1 reference value

e. C1 lower than reference value f. C1 higher than reference value

Fig. 12 Smith charts for C1 tuning

changes the magnitude of the matching impedance. After changing C1 the imaginary

C

1

part of Z

must be compensated by adjusting C2 as well.

match

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 17 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

4.5.3 33B33BParallel matching capacitance C2

The following diagrams show the effect to the impedance curve by changing C2.

The smith charts show the matching impedance Z

/ 2 vs. frequency.

match

g. C2 reference value

h. C2 lower than reference value i. C2 higher than reference value

Fig. 13 Smith charts for C2 tuning

changes mainly the imaginary part of Z

C

2

match

.

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 18 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

4.6 17B17BReceiver circuit design

Next step, after matching and tuning the Reader/Writer antenna, is the design and tuning
of the receiver circuit. The investigations need to be carried out for initiator and target
mode.

65H65H65HFig 17 shows the relevant components for the receiver circuit. R

divider which has to be adjusted according to the incoming voltage levels at U
Both, Initiator and Target mode of the NFC device have to be investigated, since
detuning effects on the RX path behave differently.

The voltage on RX pin U

must be measured with a low capacitance probe (< 2 pF)

RX

for continuous transmitting mode

The voltage URX must not exceed the maximum value U

antenna is detuned by a target or passive card

and R2 form a voltage

X

RX

=1.7V even when the

RXmax

and UC0.

Hence, the RX-point must be checked under following conditions:

1. PN544 antenna not detuned

2. PN544 antenna detuned with a card

3. PN544 in card/target mode and U

RX

< U

for H <= 7.5 A/m

RXmax

4.

CRX

Fig. 14 RX-path

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 19 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

4.7 18B18BExample

The antenna of the PN544 evaluation board will be matched to the PN544 transmitter
output.

Fig. 15 PN544 evaluation board antenna

Recommended R

≈ 80Ohm

match

The series equivalent circuit of the antenna results to:

= 1.3Ohm

R

a

= 11pF

C

a

= 3.09µH

L

a

The calculation for the external damping resistor results to R
value for R

is 2.2Ohm and results in a Q-factor of about 30.

Q

= 2.5Ohm. The chosen

Q

The parallel equivalent circuit of the antenna including quality factor damping resistors R
= 2.2Ohm is determined with the following values:

= 20kOhm

R

pa

= 11pF

C

pa

= 3.09µH

L

pa

The EMC filter is determined with:

= 560nH

L

0

= 180pF

C

0

Q

Calculation of Z

= 112Ohm

R

tr

= -95Ohm

X

tr

:

tr

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 20 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

Calculation of the matching parts C1, C2

= 19.73pF → 18pF normalized value

C

1

= 52.55pF → 47pF normalized value

C

2

Simulation result:

Fig. 16 Example: Z

Smith chart

match

It can be seen from

66H66H66HFig 19 that the resonance point (13.56MHz) is in the capacitive part

and would need a fine-tuning of the circuit to bring it to R

=80Ohm.

match

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 21 of 43

x

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

5. 4BBStep 2 – Connecting ANT1 and ANT2 pins

In step 1 we successfully tuned the matching circuit to a resonance frequency at

13.56 MHz at around 80Ohm. The circuit of step one is again outlined in

R2 R

55B54B55B54B67H67H67HFig 20.

Fig. 17 Block diagram for Step 1

The goal in step 2 is now to connect the ANT1 and ANT2 pins to the matching circuit.
Therefore, we decouple the signal after the damping resistors Rq with two additional
capacitances. Refer also to

68H68H68HFig 21 for connection details.

CRX

Fig. 18 Antenna topology with connection to ANT1 and ANT2 by assembling C2b

C2a and C2b are derived from the capacitor C2. The splitting ratio must be calculated.

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 22 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

Therefore, the resonance formula 69H69H69H(11) is used to calculate the required capacitance for

13.56MHz in Reader/Writer and 14.5-16MHz in card mode. The inductance of the
antenna has already been measured in a previous step.

f

=

res

1

CL

⋅⋅

π

2

2

)2(

C

fres

=

1

⋅⋅

π

f

res

L

Example for a given inductance value L=3.09uH:

C

C

C

C

=44.66pF

13.56MHz

=32pF

16MHz

- C

13.56MHz

= 12.66pF

shift

16MHz

= 12.66pF

In other words, the total parallel capacitance for the reader mode needs to be 12.66pF
higher than in card mode.

With this information, C2a and C2b can be calculated.

C2 is already given from the previous steps and reflects the C

C2 = C2a + C2b

C2b = 2. C

= 12.66pF

C

shift

shift

C2b=25.32pF Æ 27pF normalized value

C2a = C2 – C2b = 47pF – 27pF = 20pF

In Step 3 and 4 the values/circuitry have to be fine-tuned, because different resonance
frequencies are required in Reader/Writer and card mode and available discrete
components.

6. 5B5BStep 3 – Reader/Writer fine-tuning

All tuning steps for the PN544 need to be done without powering the chip.

13.56MHz

capacitance.

49B49BPrecondition to start measurements

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 23 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

In order to simulate the Reader/Writer behavior of the antenna, C2b capacitors need to
be shortcut with a 10 Ohm resistor. In the final application this will be taken over by
PN544 so do not forget to remove the part after finishing the tuning.

What is the effect?

When shortening C2b with 10Ohm resistance C2b acts as additional capacitance parallel
to C2a and causes a frequency shift.

CRX

Fig. 19 Block diagram for Reader/Writer tuning with 10Ohm short

50B50BMeasurement of antenna tuning

The probes of the network analyzer are connected to Probe 1 and Probe 2 as indicated

70H70H70HFig 23 to verify the matching (Z

in

match

).

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 24 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

Fig. 20 Smith chart Reader/Writer mode

51B51BAdjustments on antenna

According to the results of the measurement slight modifications on C2a/C2b and C1 are
needed to finally meet the Z

See section

71H71H4.5 for the impact of the antenna matching components.

7. 6B6BStep 4 – Card mode tuning

The tuning steps of PN544 circuitry needs to be done without powering the chip.

After accomplishing “Step 3” we need to verify the card mode.

The 10Ohm resistor has to be removed now!

Card mode tuning is measured with the PN544 being not powered and configured as
card.

5.

requirements.

match

The resonance frequency of the card mode is measured contactless as described in

71HAppendix B

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 25 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

CRX

Fig. 21 Block diagram for card mode tuning with removed 10Ohm resistor

The measurement shall show a resonance in the range of 14.5MHz to 16Mhz.

52B52BModifications if resonance frequency does not meet the requirements

1. Resonance frequency too low:

Change the split ratio of C2a and C2b. Reducing C2a by the same amount of
capacitance which is added to C2b.

Explanation: C2b is not working in parallel to C2a in card mode. A lower value for C2a
means a higher resonance frequency in card mode. Only C2a is working as parallel
capacitance towards the antenna.

2. Resonance frequency too high:

Decrease the split ratio C2b/C2a by reducing C2b and increasing C2a by the same
capacitance value.

C2a+C2b=constant!

Perform a final check: check Reader/Write and card mode tuning again

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 26 of 43

[

NXP Semiconductors

PN544 Antenna Design Guide

AN145715

8. 7B7BAppendix

8.1 19B19BAntenna design

8.1.1 34B34BAntenna inductance

The following two sub-chapters
antenna inductance in free air.

Sophisticated simulation software is required to calculate the antennas parameters to

estimate antenna values in environments containing metal (such as shielding
planes or batteries in devices).

8.1.2 35B35BCircular antennas

75H75H74HFig 27 shows the profile a typical circular antenna.

73H73H72H8.1.2 and 74H74H73H8.1.3 show required formulas to estimate the

D

s

Fig. 22 Circular Antenna

The inductance can be estimated using the following formula:

2

nHL

][

a

D Average antenna diameter

s Antenna width

Number of turns

N

a

6.24

=

⋅⋅

a

⋅+

75.21

]

cmDN

[]

cms

[]

cmD

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 27 of 43

w

a

μ

+⋅−=

−

=

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

8.1.3 36B36BRectangular antennas

76H76H75HFig 28 shows a typical rectangular antenna.

avg

a

0

b

b

avg

0

g

Fig. 23 Rectangular antenna

Variables:

, bo Overall dimensions of the coil

a

o

, b

a

avg

t Track thickness
w Track width
g Gap between tracks
N

a

d Equivalent diameter of the track

The inductance can be calculated by:

Average dimensions of the coil

avg

Number of turns

0

[]

π

4321

8.1

NxxxxL ⋅+−+⋅=

aa

With:

()

wtd+⋅=2

π

()

wgNaa

aoavg

⎡

avg

⎢

ln

⋅=

⎢

⎛

⎜

⎢

⎝

⎣

ax

1

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 28 of 43

2

ba

⋅⋅

avgavg

++⋅

⎤
⎥
⎥

22

⎞

baad

⎟

⎥

avgavgavg

⎠

⎦

bx

ln

avg

⋅=

2

()

wgNbb

+⋅

aoavg

⎡
⎢
⎢
⎢

⎣

2

⎛

⎜
⎝

ba

⋅⋅

avgavg

++⋅

⎤
⎥
⎥

22

⎞

babd

⎟

⎥

avgavgavg

⎠

⎦

+

NXP Semiconductors

PN544 Antenna Design Guide

22

⎡

2

3

⎢

⎣

+−+⋅=

⎤

babax

avgavgavgavg

⎥

⎦

x

=

4

ba

avgavg

4

AN145715

8.1.4 37B37BNumber of turns

Depending on the antenna size, the number of turns has to be chosen in a way to
achieve an antenna inductance between 300 nH and 3 µH.

The parasitic capacitance should be kept as low as possible to achieve a self-resonance
frequency > 35 MHz.

A typical the number of turns will be in the range

N

=1 – 6,

a

which is suitable for various applications and antenna sizes.

Due to the coupling coefficient, a low number of turns is preferred. The lower the
numbers of turns, the lower is the influence of coupled devices (e.g. 2
Card, Reader) to the 1
is minimized when reducing the distance between the two devices. The overall
performance loss due to low number of turns is negligible.

st

device. This also means that the detuning effect on the 1st device

nd

NFC device,

8.1.5 38B38BAntenna symmetry

The symmetry in antenna design is absolutely necessary with respect to tuning and EMC
behavior (see
capacitances from the antenna to ground. These currents can cause emissions that hurt
the EMV regulations

77H77H76HFig 29). Otherwise common mode currents are generated due to parasitic

I

I

I

I

GND

GND

GND

I

= 0

I

= 0

I

= 0

Fig. 24 Ground current compensation

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 29 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

78H78H77HFig 30 shows an example of a symmetric 4-turn antenna design. It can be seen that the

center tap of the antenna is connected to ground. Basically, we do not recommend
grounding the center tap, but leaving it floating. This has the advantage of a virtual
ground point which is floating to achieve symmetry of the antenna. Refer also to

79H79H78HFig 29

where center tap is not connected.

TVSS

Fig. 25 Example symmetric 4-turn antenna

8.1.6 39B39BFerrite shielding

The benefit of a ferrite is to shield an antenna against the influence of metal. A metal
plane could be part of the housing of the NFC device or a ground plane of the NFC
device PCB itself, which has to be connected very near to the antenna. If metal is placed
very near to the antenna the alternating magnetic field generates eddy currents in the
metal. These eddy currents absorb power, and lead to detuning of the antenna due to a
decreased inductance and quality factor. Therefore, it is necessary to shield the antenna
with ferrite for proper operation in close metallic environment.

The following examples should give estimation about the influence of ferrite to the
distribution of the magnetic field.

A circular antenna has been used to simplify the simulation. A circular antenna is
rotational symmetric to the x-axis. Therefore, the simulation can be reduced to a two
dimensional mathematical problem. The simulation estimates the field distribution of a
non-disturbed antenna. It has been assumed an antenna radius of 7.5 cm with 1 turn and
a copper wire of 1mm thickness.

80H80H79HFig 31 shows the two-dimensional magnetic field of the circular antenna.

The right part shows the field distribution. The highest field strength is generated in the
area of the coil.

The left part shows the magnitude of the field strength H over the distance d. The
minimal field strength of H

= 1.5 A/m defined by ISO 14443 is marked with doted

MIN

vertical line.

The shielding effect of the ferrite strongly depends on the ferrite material and the

distance between antenna and influencing material. The shielding effect may be

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 30 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

negligible if the antenna is very near to interfering material (metal, battery) and the
ferrite has low permeability (foils usually µ

<10).

R

d

Field strength

color map

7.5 cm

Minimum field strength

Hmin=1.5 A/m

|H| [A/m]

Fig. 26 Field distribution of a circular antenna

0264

81H81H80HFig 32 shows the field distribution of the defined antenna but a metal plane near to the

antenna. The magnitude of the field strength has decreased compared to the disturbed
field which leads to a decreased operating distance.

d

Field strength

color map

5 cm

Minimum field strength

Hmin=1.5 A/m

metal plane

0264

|H| [A/m]

Fig. 27 Field distribution of a circular antenna with a metal plane

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 31 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

82H82H81HFig 33 shows a ferrite plane (µ

=40) which is positioned between the metal plane and the

R

antenna coil itself. The field strength very near to the ferrite increases, but the increasing
magnitude does not necessarily result in an increase of the operating distance at H

MIN

value (vertical doted line).

d

Field strength

color map

7.5 cm

Minimum field strength

Hmin=1.5 A/m

metal planeferrite plane

0264

Fig. 28 Ferrite shielded field distribution of a circular antenna

The simulation shows that the use of a ferrite reduces the generated eddy currents in a
metal plane. The ferrite generates an additional field component, which results in a fixed
detuning of the antenna itself.

8.1.7 40B40BAntenna quality factor

The quality factor is a determining constraint to design and tune an antenna.
shows an excerpt of a typical 100% ASK modulation. The maximum timing limit of 3us
(as defined in the ISO14443) for a modulation pause is taken to calculate the quality
factor.

83H83H82HFig 34

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 32 of 43

T

B

⋅

NXP Semiconductors

PN544 Antenna Design Guide

T = 3 µs

Fig. 29 Pulse width definition

The bandwidth B –pulse width T product is defined as:

1≥⋅

AN145715

With the bandwidth definition

f

B =

Q

the B-T product results to

≤

TfQ

68.40

≤

Q

The recommended antenna quality factor is Q

356.13

μ⋅≤

sMHzQ

= 35

a

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 33 of 43

NXP Semiconductors

PN544 Antenna Design Guide

AN145715

8.2 21B21BEquivalent circuit measurement

8.2.1 44B44BImpedance analyzer with equivalent circuit calculation

Impedance analyzers like Agilent 4294A or 4395A can determine directly the series or
parallel equivalent circuit by measuring the magnitude and the phase of the impedance
of the connected antenna.

The antenna has to be at the final mounting position to consider all parasitic effects like

metal influence on quality factor, inductance and additional capacitance.

The antenna needs to be connected to the analyzer by using an appropriate test fixture
that does not influence any antenna parameters.

59B58B59B58BThe analyzer has to be calibrated (open, short and load compensation at the calibration

plane) and the test fixture needs to be compensated (open, short compensation at the
connection points) before each measurement. Please refer to device manual on how to
carry out these steps.

Settings:

Start frequency: 1 MHz

Stop frequency: above self-resonance frequency of the antenna (point where
antenna impedance is real: pure resistance)

Advantage:

Fast and simple method

Disadvantages:

Additional equipment required
Low accuracy of the measurement which especially results from the loss resistance for

high quality factor coils (Q

Θ,Z

> 60).

pc

8.2.2 45B45BNetwork analyzer

This section briefly describes the determination of the antenna equivalent circuit using a
network analyzer without any equivalent circuit functionality.

The antenna has to be at the final mounting position to consider all parasitic effects like

metal influence on quality factor, inductance and additional capacitance.

The antenna needs to be connected to the analyzer by using an appropriate test fixture
that does not influence the antenna parameters.

The analyzer has to be calibrated (open, short and load compensation at the calibration
plane) and the test fixture needs to be compensated (open, short compensation at the

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 34 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

connection points) before each measurement. Please refer to device manual on how to
carry out these steps.

Settings: S11

Chart: Smith Z

Start frequency: 1 MHz

Stop frequency: above self-resonance frequency of the antenna

8.2.3 46B46BSeries equivalent circuit

The following characteristic circuit elements can be determined by measurements at
characteristic points (see also

Equivalent resistance at f = 1MHz

R

s

Equivalent inductance at f = 1MHz

L

a

Equivalent resistance at the self-resonance frequency

R

p

Self-resonance frequency of the antenna

f

ra

86H86HFig 35 for series equivalent circuit).

The antenna capacitance C

C

=

a

1

()

2

⋅⋅

π

can be calculated with:

a

2

Lf

ara

The following 87H87H83HFig 37 shows simulation results to determine the characteristic circuit.

a. Rs = 0.82Ohm, La = 2.99 µH b. Rp = 18kOhm, fra = 29.14MHz

Fig. 30 Simulation results for characteristic circuit

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 35 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

The series equivalent resistance of the antenna at the operating frequency f

=

op

13.56MHz can be calculated out of the characteristic circuit.

R

s

C

Fig. 31 Series equivalent resistance calculation

R

a

p

L

a

C

a

R

a

L

a

)(

fresR

p

)56.13(

p

MHzR

=

56.13

fres

()

2

RR

sa

π

+=

p

2

Lf

⋅⋅⋅

aop

)56.13(

MHzR

The parallel equivalent circuit always has to be calculated by means of the series
equivalent circuit using equation

The parallel resistance R

(fres) obtained by measurements has to be calculated to the

p

parallel equivalent value at 13.56MHz. This is accomplished in equation

in equation 90H90H85H(22) is then calculated by using Rp(13.56Mhz).

R

a

88H88H(19).

89H89H84H(21).

8.3 22B22BPULSE shape check

The following pulse shape checks are a quick way for investigating the shaping of
the generated RF-field. Chapter 91H91H86H8.5 points out the pulse shape timings according
to ISO/IEC18092:2004. Please note that always to the latest version of
ISO/IEC18902 is referenced.

The correct measurement techniques needs to be carried out in ISO/IEC 22536
(NFCIP – RF Interface Test methods) and/or ISO/IEC 10373-6 (Identification cards –
Test methods) and ISO/IEC14443!

The Q-factor can be checked by using the fact that the Q-factor has a direct influence on
the edges of the modulation shape.

An oscilloscope with a bandwidth of at least 50MHz has to be used to carry out the
module shape measurements (

92H92H87HFig 39).

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 36 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

PHILIPS

Reader

Terminal

Antenna

Fig. 32 Setup to check the Q-factor

CH1: Use a loop with the ground line shortcut at the probe to enable inductive signal
coupling. Hold the probe loop closely above the antenna.

CH2: Used as trigger if possible

It is recommended to check the pulse shape according to the values given in

93H93H88HFig 40.

The absolute measured voltage in CH1 depends on the coupling (= distance) between

the probe loop and the reader antenna.

The influence of the coupling on the shape can be neglected.

The complete antenna tuning and Q-checking is done without any card.

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 37 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

8.4 23B23BPulse shape according to ISO 18092

8.4.1 47B47BBit rate 106kbps

Envelope of carrier amplitude
110%

100%
90%

60%

5%
5%

t

60%

90%
100%

110%

t4

t2

t1 t3

Fig. 33 Pulse shape according to ISO 18092, 106 kbps

The time t1-t2 describes the time span, in which the signal falls from 90% down below
5% of the signal amplitude. As the pulse length of PN544 is accurate enough, only the
time t2 has to be checked: the signal has to remain below 5% for the time t2.

The most critical time concerning rising carrier envelope is t4. It must be checked that the
carrier envelope at the end of the pause reaches 60% of the continuous wave amplitude
within 0.4µs.

Pulse shape definitions according to ISO18092, 106 kbps

t2 [µs] Pulse length

t3 [µs] t4 [µs]

(Condition)

t1 [µs]

(t1 ≤ 2,5) (t1 > 2,5)

Maximum 3,0 t1 1,5 0,4

Minimum 2,0 0,7 0,5 0,0 0,0

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 38 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

8.4.2 48B48BBit rate 212 kbps and 424 kbps

Fig. 34 Pulse shape according to ISO 18092, 212 and 424 kbps

Table 8-1: Pulse shape definitions according to ISO18092, 212 and 424 kbps

212 kbps 424 kbps

tf 2,0 µs max 1,0 µs max

tr 2,0 µs max 1,0 µs max

y 0,1 (a-b) 0,1 (a-b)

hf, hr 0,1 (a-b) max 0,1 (a-b) max

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 39 of 43

NXP Semiconductors

PN544 Antenna Design Guide

AN145715

9. Appendix B

9.1 How to measure card mode resonance frequency

The card-mode resonance frequency and quality factor depends on the H-field strength.
As a matter of fact, the chip input resistance and capacitance have a dependency on the
antenna voltage. It is recommended to measure the resonance frequency of the DUT in
an unloaded condition, keeping the applied field strength very low, so that the chip can
not power up. Below an antenna voltage of ~ 0.3Vpp the chip input impedance stays
constant over a wide range and the Q-factor has the highest value allowing accurate
resonance frequency measurements.

Basically, the resonance frequency is measured contact less on an impedance analyzer
with a pickup coil defined in the ISO10373-6. A non-conductive distance holder of 1cm
thickness shall be put in-between DUT and pickup coil.

9.2 Calibration and measurement procedure

The following steps guide through the configuration and calibration setup for the Agilent
4395A:

1. Switch on Agilent 4395A and configure as Impedance Analyzer

2. Choose frequency range from 10MHz to 20MHz

a. Start → 10MHz

b. Stop → 20MHz

c. Number of points → 801

3. Calibrate the instrument

a. Cal → Cal Kit → 3.5mm → Return

b. Cal → Calibrate Menu

c. Connect the calibration kit and calibrate to Open, Short and Load → Done

d. Connect the calibration kit with the 50Ohm Load and check the calibration

e. Scale Ref → Autoscale

f. A horizontal run of the curve should be seen now, otherwise repeat the calibration

procedure

4. Fixture compensation

a. Cal → Fixture Compen → Compen Menu

b. Connect pickup coil

c. → Short

d. Control the horizontal run of the curve again

5. → Source → Power → -10dbm

6. Place DUT on top of pickup coil, search for maximum peak and read resonance
frequency

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 40 of 43

NXP Semiconductors

PN544 Antenna Design Guide

AN145715

10. 8B8BAbbreviations

EMC Electromagnetic compatibility

R/W Reader/Writer

RX Receiver

PCB Printed Circuit Board

Transmitter matching resistance

R

match

TX Transmitter

Transmitter matching impedance

Z

match

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 41 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

11. 10B10BLegal information

NXP Semiconductors products in such equipment or applications and

11.1 24B24BDisclaimers

General — Information in this document is believed to be accurate and

reliable. However, NXP Semiconductors does not give any representations
or warranties, expressed or implied, as to the accuracy or completeness of
such information and shall have no liability for the consequences of use of
such information.

Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed,
authorized or warranted to be suitable for use in medical, military, aircraft,
space or life support equipment, nor in applications where failure or
malfunction of a NXP Semiconductors product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors accepts no liability for inclusion and/or use of

therefore such inclusion and/or use is for the customer’s own risk.

Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.

11.2 25B25BTrademarks

Notice: All referenced brands, product names, service names and
trademarks are property of their respective owners.

MIFARE ® — is a trademark of NXP B.V.

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 42 of 43

NXP Semiconductors

AN145715

PN544 Antenna Design Guide

12. 9B9BContents

0H1. 0B0BINTRODUCTION .................................................... 89H3

1H1.1 11B11BPURPOSE AND SCOPE......................................... 90H3

2H2. 1B1BPN544 TOPOLOGY................................................ 91H4

3H3. 2B2BTUNING PROCEDURE .......................................... 92H6

4H4. 3B3BSTEP 1 – ANTENNA MATCHING.......................... 93H8

5H4.1 12B12BEQUIVALENT CIRCUIT.......................................... 94H9

6H4.1.1 26B26BDetermination of series equivalent circuit 95H9

7H4.1.2 27B27BCalculation of damping resistor RQ......... 96H9

8H4.1.3 28B28BDetermination of parallel equivalent circuit

9H4.2 13B13BEMC FILTER DESIGN ........................................ 98H10

10H4.2.1 Capacitive tuning of antenna................. 99H13

11H4.3 14B14BMATCHING CIRCUIT DESIGN ............................... 100H13

12H4.3.1 29B29BComponent calculation.......................... 101H13

13H4.4 15B15BTUNING PROCEDURE ........................................ 102H14

14H4.4.1 30B30BTransmitter matching resistance R

15H4.5 16B16BIMPACT OF THE TUNING CAPACITORS VISUALIZED ON

97H10

match

. 103H15

SMITH CHART .............................................................. 104H16

16H4.5.1 31B31BEMC capacitance C0 ............................ 105H16

17H4.5.2 32B32BSeries capacitance C1 .......................... 106H17

18H4.5.3 33B33BParallel matching capacitance C2......... 107H18

19H4.6 17B17BRECEIVER CIRCUIT DESIGN................................ 108H19

20H4.7 18B18BEXAMPLE ........................................................ 109H20

21H5. 4B4BSTEP 2 – CONNECTING ANT1 AND ANT2 PINS110H22

22H6. 5B5BSTEP 3 – READER/WRITER FINE-TUNING ....... 111H23

23H7. 6B6BSTEP 4 – CARD MODE TUNING......................... 112H25

24H8. 7B7BAPPENDIX ............................................................113H27

25H8.1 19B19BANTENNA DESIGN .............................................114H27

26H8.1.1 34B34BAntenna inductance ...............................115H27

27H8.1.2 35B35BCircular antennas...................................116H27

28H8.1.3 36B36BRectangular antennas............................117H28

29H8.1.4 37B37BNumber of turns.....................................118H29

30H8.1.5 38B38BAntenna symmetry.................................119H29

31H8.1.6 39B39BFerrite shielding .....................................120H30

32H8.1.7 40B40BAntenna quality factor ............................121H32

33H8.2 21B21BEQUIVALENT CIRCUIT MEASUREMENT ..................122H34

34H8.2.1 44B44BImpedance analyzer with equivalent circuit

calculation..............................................................

35H8.2.2 45B45BNetwork analyzer ...................................124H34

36H8.2.3 46B46BSeries equivalent circuit.........................125H35

37H8.3 22B22BPULSE SHAPE CHECK ......................................126H36

38H8.4 23B23BPULSE SHAPE ACCORDING TO ISO 18092...........127H38

39H8.4.1 47B47BBit rate 106kbps.....................................128H38

40H8.4.2 48B48BBit rate 212 kbps and 424 kbps .............129H39

41H9. APPENDIX B.........................................................130H40

42H9.1 HOW TO MEASURE RESONANCE FREQUENCY .......131H40

43H9.2 CALIBRATION AND MEASUREMENT PROCEDURE ....132H40

44H10. 8B8BABBREVIATIONS .............................................133H41

45H11. 10B10BLEGAL INFORMATION ....................................134H42

46H11.1 24B24BDISCLAIMERS ...................................................135H42

47H11.2 25B25BTRADEMARKS...................................................136H42

48H12. 9B9BCONTENTS.......................................................137H43

123H34

145715 © NXP B.V. 2006. All rights reserved.

Application Note Rev. 1.5 — 28th August 2009 43 of 43

易迪拓培训

专注于微波、射频、天线设计人才的培养
网址：http://www.edatop.com

射 频 和 天 线 设 计 培 训 课 程 推 荐

易迪拓培训(www.edatop.com)由数名来自于研发第一线的资深工程师发起成立，致力并专注于微

波、射频、天线设计研发人才的培养；我们于 2006 年整合合并微波 EDA 网(www.mweda.com)，现

已发展成为国内最大的微波射频和天线设计人才培养基地，成功推出多套微波射频以及天线设计经典

培训课程和 ADS、HFSS 等专业软件使用培训课程，广受客户好评；并先后与人民邮电出版社、电子

工业出版社合作出版了多本专业图书，帮助数万名工程师提升了专业技术能力。客户遍布中兴通讯、

研通高频、埃威航电、国人通信等多家国内知名公司，以及台湾工业技术研究院、永业科技、全一电

子等多家台湾地区企业。

易迪拓培训课程列表：http://www.edatop.com/peixun/rfe/129.html

射频工程师养成培训课程套装

该套装精选了射频专业基础培训课程、射频仿真设计培训课程和射频电

路测量培训课程三个类别共 30 门视频培训课程和 3 本图书教材；旨在

引领学员全面学习一个射频工程师需要熟悉、理解和掌握的专业知识和

研发设计能力。通过套装的学习，能够让学员完全达到和胜任一个合格

的射频工程师的要求…

课程网址：http://www.edatop.com/peixun/rfe/110.html

ADS 学习培训课程套装

该套装是迄今国内最全面、最权威的 ADS 培训教程，共包含 10 门 ADS

学习培训课程。课程是由具有多年 ADS 使用经验的微波射频与通信系

统设计领域资深专家讲解，并多结合设计实例，由浅入深、详细而又

全面地讲解了 ADS 在微波射频电路设计、通信系统设计和电磁仿真设

计方面的内容。能让您在最短的时间内学会使用 ADS，迅速提升个人技

术能力，把 ADS 真正应用到实际研发工作中去，成为 ADS 设计专家...

课程网址：

http://www.edatop.com/peixun/ads/13.html

HFSS 学习培训课程套装

该套课程套装包含了本站全部 HFSS 培训课程，是迄今国内最全面、最
专业的 HFSS培训教程套装，可以帮助您从零开始，全面深入学习 HFSS
的各项功能和在多个方面的工程应用。购买套装，更可超值赠送 3 个月
免费学习答疑，随时解答您学习过程中遇到的棘手问题，让您的 HFSS

学习更加轻松顺畅…

课程网址：http://www.edatop.com/peixun/hfss/11.html

`

易迪拓培训

专注于微波、射频、天线设计人才的培养
网址：http://www.edatop.com

该培训套装由易迪拓培训联合微波 EDA 网共同推出，是最全面、系统、
专业的 CST 微波工作室培训课程套装，所有课程都由经验丰富的专家授
课，视频教学，可以帮助您从零开始，全面系统地学习 CST 微波工作的

各项功能及其在微波射频、天线设计等领域的设计应用。且购买该套装，

还可超值赠送 3 个月免费学习答疑…

课程网址：http://www.edatop.com/peixun/cst/24.html

CST 学习培训课程套装

HFSS 天线设计培训课程套装

套装包含 6 门视频课程和 1 本图书，课程从基础讲起，内容由浅入深，
理论介绍和实际操作讲解相结合，全面系统的讲解了 HFSS 天线设计的
全过程。是国内最全面、最专业的 HFSS 天线设计课程，可以帮助您快
速学习掌握如何使用 HFSS 设计天线，让天线设计不再难…

课程网址：http://www.edatop.com/peixun/hfss/122.html

13.56MHz NFC/RFID 线圈天线设计培训课程套装

套装包含 4 门视频培训课程，培训将 13.56MHz 线圈天线设计原理和仿
真设计实践相结合，全面系统地讲解了 13.56MHz线圈天线的工作原理、
设计方法、设计考量以及使用 HFSS 和 CST 仿真分析线圈天线的具体
操作，同时还介绍了 13.56MHz 线圈天线匹配电路的设计和调试。通过
该套课程的学习，可以帮助您快速学习掌握 13.56MHz 线圈天线及其匹
配电路的原理、设计和调试…

详情浏览：http://www.edatop.com/peixun/antenna/116.html

我们的课程优势：

※ 成立于 2004 年，10 多年丰富的行业经验，
※ 一直致力并专注于微波射频和天线设计工程师的培养，更了解该行业对人才的要求
※ 经验丰富的一线资深工程师讲授，结合实际工程案例，直观、实用、易学

联系我们：

※ 易迪拓培训官网：http://www.edatop.com
※ 微波 EDA 网：http://www.mweda.com
※ 官方淘宝店：http://shop36920890.taobao.com

专注于微波、射频、天线设计人才的培养

易迪拓培训

官方网址：http://www.edatop.com
淘宝网店：http://shop36920890.taobao.com