NXP PCF 8584 T Datasheet

INTEGRATED CIRCUITS

DATA SH EET

PCF8584

2

I

C-bus controller

Product specification
Supersedes data of 1997 Mar 19
File under Integrated Circuits, IC12

1997 Oct 21

Philips Semiconductors Product specification

I2C-bus controller

CONTENTS

1 FEATURES
2 GENERAL DESCRIPTION
3 ORDERING INFORMATION
4 BLOCK DIAGRAM
5 PINNING
6 FUNCTIONAL DESCRIPTION

6.1 General

6.2 Interface Mode Control (IMC)

6.3 Set-up registers S0', S2 and S3

6.4 Own address register S0'

6.5 Clock register S2

6.6 Interrupt vector S3

6.7 Data shift register/read buffer S0

6.8 Control/status register S1

6.8.1 Register S1 control section

6.8.1.1 PIN (Pending Interrupt Not)

6.8.1.2 ESO (Enable Serial Output)

6.8.1.3 ES1 and ES2

6.8.1.4 ENI

6.8.1.5 STA and STO

6.8.1.6 ACK

6.8.2 Register S1 status section

6.8.2.1 PIN bit

6.8.2.2 STS

6.8.2.3 BER

6.8.2.4 LRB/AD0

6.8.2.5 AAS

6.8.2.6 LAB

6.8.2.7 BB

6.9 Multi-master operation

6.10 Reset

6.11 Comparison to the MAB8400 I2C-bus interface

6.11.1 Deleted functions

6.11.2 added functions

6.12 Special function modes

6.12.1 Strobe

6.12.2 Long-distance mode

6.12.3 Monitor mode

PCF8584

7 SOFTWARE FLOWCHART EXAMPLES

7.1 Initialization

7.2 Implementation
8I
9 LIMITING VALUES
10 HANDLING
11 DC CHARACTERISTICS
12 I2C-BUS TIMING SPECIFICATIONS
13 PARALLEL INTERFACE TIMING
14 APPLICATION INFORMATION

14.1 Application Notes
15 PACKAGE OUTLINES
16 SOLDERING

16.1 Introduction

16.2 DIP

16.2.1 Soldering by dipping or by wave

16.2.2 Repairing soldered joints

16.3 SO

16.3.1 Reflow soldering

16.3.2 Wave soldering

16.3.3 Repairing soldered joints
17 DEFINITIONS
18 LIFE SUPPORT APPLICATIONS
19 PURCHASE OF PHILIPS I2C COMPONENTS

2

C-BUS TIMING DIAGRAMS

1997 Oct 21 2

Philips Semiconductors Product specification

I2C-bus controller

1 FEATURES

• Parallel-bus to I2C-bus protocol converter and interface

• Compatible with most parallel-bus

microcontrollers/microprocessors including 8049, 8051,
6800, 68000 and Z80

• Both master and slave functions

• Automatic detection and adaption to bus interface type

• Programmable interrupt vector

• Multi-master capability

• I2C-bus monitor mode

• Long-distance mode (4-wire)

• Operating supply voltage 4.5 to 5.5 V

• Operating temperature range: −40 to +85 °C.

3 ORDERING INFORMATION

TYPE

NUMBER

PCF8584P DIP20 plastic dual in-line package; 20 leads (300 mil) SOT146-1
PCF8584T SO20 plastic small outline package; 20 leads; body width 7.5 mm SOT163-1

NAME DESCRIPTION VERSION

2 GENERAL DESCRIPTION

The PCF8584 is an integrated circuit designed in CMOS
technology which serves as an interface between most
standard parallel-bus microcontrollers/microprocessors
and the serial I2C-bus. The PCF8584 provides both master
and slave functions.

Communication with the I2C-bus is carried out on a
byte-wise basis using interrupt or polled handshake.
It controls all the I2C-bus specific sequences, protocol,
arbitration and timing. The PCF8584 allows parallel-bus
systems to communicate bidirectionally with the I

PACKAGE

PCF8584

2

C-bus.

1997 Oct 21 3

Philips Semiconductors Product specification

I2C-bus controller

4 BLOCK DIAGRAM

handbook, full pagewidth

SDA/

SDA OUT

2

(3)

DIGITAL

FILTER

DATA CONTROL

PARALLEL BUS

DB6DB7 DB5 DB4 DB3 DB2 DB1 DB0
1415 13 12 11 9 8 7

MSB

DATA SHIFT REGISTER S0 AND READ BUFFER

MSB LSB

(1)

X

READ BUFFER

SHIFT REGISTER

8

COMPARATOR S0, S0'

8

OWN ADDRESS S0'

PCF8584

VV

DD SS

20 10

read
only

write

only

(1)

X

SCL/

SCL IN

PCF8584

INTERRUPT VECTOR S3

3

(3)

DIGITAL

FILTER

SCL CONTROL

CLOCK PRESCALER
SCL MULTIPLEXER
BUS BUSY LOGIC
ARBITRATION LOGIC

19 17 6
RESET/ CS A0

STROBE
(O.C.)

CLOCK REGISTER S2

CONTROL STATUS

CONTROL STATUS REGISTER S1

PARALLEL BUS CONTROL

WR (R/W)18RD (DTACK)

8

8

CLOCK REGISTER S2

8

REGISTER S1

AD0/

BERSTS0PIN

LRB

16

(2) (2)

default: 00H 80XX
0FH 68XXX

S20S21S22S23S24000

ACKSTOSTAENIES2ES1ES0PIN

BBLABAAS

REGISTER ACCESS CONTROL
BUS BUFFER CONTROL
INTERRUPT CONTROL
RESET/STROBE CONTROL

541
INT

SCL OUT

write only

read only

IACK

(3) (3)

SDA IN

CLK

MBD908 - 1

(1) X = don’t care.
(2) Pin mnemonics between parenthesis indicate the 68000 mode pin designations.
(3) These pin mnemonics represent the long-distance mode pin designations.

Fig.1 Block diagram.

1997 Oct 21 4

Philips Semiconductors Product specification

I2C-bus controller

5 PINNING

SYMBOL PIN I/O DESCRIPTION

CLK 1 I clock input from microcontroller clock generator (internal pull-up)
SDA or

SDA OUT
SCL or SCL IN 3 I/O I
IACK or

SDA IN

INT or
SCL OUT

A0 6 I Register select input (internal pull-up); this input selects between the control/status

DB0 7 I/O bidirectional 8-bit bus Port 0
DB1 8 I/O bidirectional 8-bit bus Port 1
DB2 9 I/O bidirectional 8-bit bus Port 2
V

SS

DB3 11 I/O bidirectional 8-bit bus Port 3
DB4 12 I/O bidirectional 8-bit bus Port 4
DB5 13 I/O bidirectional 8-bit bus Port 5
DB6 14 I/O bidirectional 8-bit bus Port 6
DB7 15 I/O bidirectional 8-bit bus Port 7
RD (DTACK) 16 I/(O) RD is the read control input for MAB8049, MAB8051 or Z80-types. DTACK is the

CS 17 I chip select input (internal pull-up)
WR (R/W) 18 I WR is the write control input for MAB8048, MAB8051, or Z80-types

RESET/
STROBE

V

DD

2 I/O I2C-bus serial data input/output (open-drain). Serial data output in long-distance

mode.

2

C-serial clock input/output (open-drain). Serial clock input in long-distance mode.

4 I Interrupt acknowledge input (internal pull-up); when this signal is asserted the

interrupt vector in register S3 will be available at the bus Port if the ENI flag is set.
Serial data input in long-distance mode.

5 O Interrupt output (open-drain); this signal is enabled by the ENI flag in register S1.

It is asserted when the PIN flag is reset. (PIN is reset after 1 byte is transmitted or
received over the I2C-bus). Serial clock output in long-distance mode.

register and the other registers. Logic 1 selects register S1, logic 0 selects one of
the other registers depending on bits loaded in ESO, ES1 and ES2 of register S1.

10 − ground

data transfer control output for 68000-types (open-drain).

(internal pull-up). R/W control input for 68000-types.

19 I/O Reset input (open-drain); this input forces the I2C-bus controller into a predefined

state; all flags are reset, except PIN, which is set. Also functions as strobe output.

20 − supply voltage

PCF8584

1997 Oct 21 5

Philips Semiconductors Product specification

I2C-bus controller

handbook, halfpage

SDA or SDA OUT

SCL or SCL IN

IACK or SDA IN

INT or SCL OUT

(1) Pin mnemonics between parenthesis indicate the 68000 mode

pin designations.

CLK

A0

DB0
DB1

DB2

V

SS

1
2
3
4
5

PCF8584

6
7
8
9

10

MLA012 - 1

Fig.2 Pin configuration.

V

20

DD

RESET / STROBE

19
18

WR (R/W)
CS

17
16

RD (DTACK)

15

DB7
DB6

14

DB5

13
12

DB4
DB3

11

PCF8584

Table 1 Control signals utilized by the PCF8584 for

microcontroller/microprocessor interfacing

TYPE R/

8048/
8051

68000 yes no no yes yes

(1)

(1)

Z80 no yes yes no yes

The structure of the PCF8584 is similar to that of the

2

C-bus interface section of the Philips’

I
MABXXXX/PCF84(C)XX-series of microcontrollers, but
with a modified control structure. The PCF8584 has five
internal register locations. Three of these (own address
register S0', clock register S2 and interrupt vector S3) are
used for initialization of the PCF8584. Normally they are
only written once directly after resetting of the PCF8584.

The remaining two registers function as double registers
(data buffer/shift register S0, and control/status
register S1) which are used during actual data
transmission/reception. By using these double registers,
which are separately write and read accessible, overhead
for register access is reduced. Register S0 is a
combination of a shift register and data buffer.

Register S0 performs all serial-to-parallel interfacing with
the I2C-bus.

W WR R DTACK IACK

no yes yes no no

6 FUNCTIONAL DESCRIPTION

6.1 General

The PCF8584 acts as an interface device between
standard high-speed parallel buses and the serial I

2

C-bus.
On the I2C-bus, it can act either as master or slave.
Bidirectional data transfer between the I2C-bus and the
parallel-bus microcontroller is carried out on a byte-wise
basis, using either an interrupt or polled handshake.
Interface to either 80XX-type (e.g. 8048, 8051, Z80) or
68000-type buses is possible. Selection of bus type is
automatically performed (see Section 6.2).

Register S1 contains I2C-bus status information required
for bus access and/or monitoring.

6.2 Interface Mode Control (IMC)

Selection of either an 80XX mode or 68000 mode
interface is achieved by detection of the first

WR-CS signal
sequence. The concept takes advantage of the fact that
the write control input is common for both types of
interfaces. An 80XX-type interface is default. If a
HIGH-to-LOW transition ofWR (R/W) is detected while CS
is HIGH, the 68000-type interface mode is selected and
theDTACK output is enabled. Care must be taken thatWR
and CS are stable after reset.

1997 Oct 21 6

Philips Semiconductors Product specification

I2C-bus controller

handbook, full pagewidth

FILTER

t = 16CLK

RESET

STROBE

CS A0

PCF8584

I2C-bus

SCL

ENRD

EN

D

WR/

RD/

R/W

DTACK

EN

D

INT IACK CLK

SIO DIVIDER

(S21 and S20)

(50 : 50)

(1.5 MHz)

DIVIDER

(S24, S23, S22)

/2, 3, 4, 5, 8

MBE706

handbook, full pagewidth

R/W

DTACK

WR

(1) Bus timing; 68000 mode write cycle.
(2) Bus timing; 80XX mode.

mode locked

mode select

(1)

CS

mode select

(2)

CS

MBE707

Fig.3 68000/80XX timing sequence utilized by the Interface Mode Control (IMC).

1997 Oct 21 7

Philips Semiconductors Product specification

I2C-bus controller

6.3 Set-up registers S0', S2 and S3

Registers S0', S2 and S3 are used for initialization of the
PCF8584 (see Fig.5 ‘Initialization sequence’ flowchart).

6.4 Own address register S0'

When the PCF8584 is addressed as slave, this register
must be loaded with the 7-bit I
PCF8584 is to respond. During initialization, the own
address register S0' must be written to, regardless
whether it is later used. The Addressed As Slave (AAS) bit
in status register S1 is set when this address is received
(the value in S0 is compared with the value in S0'). Note
that the S0 and S0' registers are offset by one bit; hence,
programming the own address register S0' with a value of
55H will result in the value AAH being recognized as the
PCF8584’s slave address (see Fig.1).

Programming of S0' is accomplished via the parallel-bus
when A0 is LOW, with the appropriate bit combinations set
in control status register S1 (S1 is written when
pin A0 = HIGH). Bit combinations for accessing all
registers are given in Table 5. After reset, S0' has default
address 00H (PCF8584 is thus initially in monitor mode,
see Section 6.12.3).

6.5 Clock register S2

Register S2 provides control over chip clock frequency
and SCL clock frequency. S20 and S21 provide a selection

2

of 4 different I

C-bus SCL frequencies which are shown in
Table 2. Note that these SCL frequencies are only
obtained when bits S24, S23 and S22 are programmed to
the correct input clock frequency (f

2

C-bus address to which the

).

clk

PCF8584

Programming of S2 is accomplished via the parallel-bus
when A0 = LOW, with the appropriate bit combinations set
in control status register S1 (S1 is written when
A0 = HIGH). Bit combinations for accessing all registers
are given in Table 5.

Table 3 Register S2 selection of clock frequency

INTERNAL CLOCK FREQUENCY

S24 S23 S22 f

0X

(1)

(1)

X
1 0 0 4.43
1016
1108
11112

Note

1. X = don’t care.

6.6 Interrupt vector S3

The interrupt vector register provides an 8-bit
user-programmable vector for vectored-interrupt
microcontrollers. The vector is sent to the bus port
(DB7 to DB0) when an interrupt acknowledge signal is
asserted and the ENI (enable interrupt) flag is set. Default
vector values are:

• Vector is ‘00H’ in 80XX mode

• Vector is ‘0FH’ in 68000 mode.

On reset the PCF8584 is in the 80XX mode, thus the
default interrupt vector is ‘00H’.

(MHz)

clk

3

Table 2 Register S2 selection of SCL frequency

BIT

S21 S20

APPROXIMATE SCL

FREQUENCY f

SCL

(kHz)

00 90
01 45
10 11
1 1 1.5

S22, S23 and S24 are used for control of the internal clock
prescaler. Due to the possibility of varying microcontroller
clock signals, the prescaler can be programmed to adapt
to 5 different clock rates, thus providing a constant internal
clock. This is required to provide a stable time base for the
SCL generator and the digital filters associated with the

2

I

C-bus signals SCL and SDA. Selection for adaption to

external clock rates is shown in Table 3.

1997 Oct 21 8

6.7 Data shift register/read buffer S0

Register S0 acts as serial shift register and read buffer
interfacing to the I

2

C-bus. All read and write operations
to/from the I2C-bus are done via this register. S0 is a
combination of a shift register and a data buffer; parallel
data is always written to the shift register, and read from
the data buffer. I2C-bus data is always shifted in or out of
shift register S0.

Philips Semiconductors Product specification

I2C-bus controller

ndbook, full pagewidth

2

I

C-Bus SDA line

to/from

to/from microcontroller parallel bus

DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

Read Buffer

Data Shift Register S0 and Read Buffer

Shift register

Read

only

Write

only

MBE705

PCF8584

Fig.4 Data shift register/bus buffer S0.

In receiver mode the data from the shift register is copied to the read buffer during the acknowledge phase. Further
reception of data is inhibited (SCL held LOW) until the S0 read buffer is read (see Section 6.8.1.1).

In the transmitter mode data is transmitted to the I2C-bus as soon as it is written to the S0 shift register if the serial I/O is
enabled (ESO = 1).

Remarks:

1. A minimum of 6 clock cycles must elapse between consecutive parallel-bus accesses to the PCF8584 when the
I2C-bus controller operates at 8 or 12 MHz. This may be reduced to 3 clock cycles for lower operating frequencies.

2. To start a read operation immediately after a write, it is necessary to read the S0 read buffer in order to invoke
reception of the first byte (‘dummy read’ of the address). Immediately after the acknowledgement, this first byte will
be transferred from the shift register to the read buffer. The next read will then transfer the correct value of the first
byte to the microcontroller bus (see Fig.7).

6.8 Control/status register S1

Register S1 controls I

2

C-bus operation and provides I2C-bus status information. Register S1 is accessed by a HIGH
signal on register select input A0. For more efficient communication between microcontroller/processor and the I2C-bus,
register S1 has separate read and write functions for all bit positions (see Fig.3). The write-only section provides register
access control and control over I2C-bus signals, while the read-only section provides I2C-bus status information.

Table 4 Control/status register S1

CONTROL/STATUS BITS MODE

Status

(2)

(1)

PIN ESO ES1 ES2 ENI STA STO ACK write only
PIN 0

(3)

STS BER AD0/LRB AAS LAB BB read only

Control

Notes

1. For further information see Section 6.8.1.

2. For further information see Section 6.8.2.

3. Logic 1 if not-initialized.

1997 Oct 21 9

Philips Semiconductors Product specification

I2C-bus controller

6.8.1 REGISTER S1 CONTROL SECTION
The write-only section of S1 enables access to registers S0, S0', S1, S2 and S3, and controls I2C-bus operation; see

Table 4.

PCF8584

6.8.1.1 PIN (Pending Interrupt Not)

When the PIN bit is written with a logic 1, all status bits are reset to logic 0. This may serve as a software reset function
(see Figs 5 to 9). PIN is the only bit in S1 which may be both read and written to. PIN is mostly used as a status bit for
synchronizing serial communication, see Section 6.8.2.

6.8.1.2 ESO (Enable Serial Output)

ESO enables or disables the serial I2C-bus I/O. When ESO is LOW, register access for initialization is possible. When
ESO is HIGH, I2C-bus communication is enabled; communication with serial shift register S0 is enabled and the S1 bus
status bits are made available for reading.

Table 5 Register access control; ESO = 0 (serial interface off) and ESO = 1 (serial interface on)

INTERNAL REGISTER ADDRESSING 2-WIRE MODE

A0 ES1 ES2

ESO = 0; serial interface off (see note 1)

10X1
0001
0011
0101

IACK FUNCTION

(2)
(2)
(2)
(2)

R/W S1: control
R/W S0': (own address)
R/W S3: (interrupt vector)
R/W S2: (clock register)

ESO = 1; serial interface on

1 0 X 1 W S1: control
1 0 X 1 R S1; status
0001R/WS0: (data)
0011R/WS3: (interrupt vector)

X 0 X 0 R S3: (interrupt vector ACK cycle))

Notes

1. With ESO = 0, bits ENI, STA, STO and ACK of S1 can be read for test purposes.

2. ‘X’ if ENI = 0.

6.8.1.3 ES1 and ES2

ES1 and ES2 control selection of other registers for initialization and control of normal operation. After these bits are
programmed for access to the desired register (shown in Table 5), the register is selected by a logic LOW level on
register select pin A0.

6.8.1.4 ENI

This bit enables the external interrupt output INT, which is generated when the PIN bit is active (logic 0).

This bit must be set to logic 0 before entering the long-distance mode, and remain at logic 0 during operation in
long-distance mode.

1997 Oct 21 10

Philips Semiconductors Product specification

I2C-bus controller

PCF8584

6.8.1.5 STA and STO

These bits control the generation of the I2C-bus START condition and transmission of slave address and R/W bit,
generation of repeated START condition, and generation of the STOP condition (see Table 7).

Table 6 Register access control; ESO = 1 (serial interface on) and ES1 = 1; long-distance (4-wire) mode; note 1

INTERNAL REGISTER ADDRESSING: LONG-DISTANCE (4-WIRE) MODE

A0 ES1 ES2

1 1 X 1 W S1: control
1 1 X X R S1; status
0 1 X X R/W S0; (data)

Note

1. Trying to read from or write to registers other than S0 and S1 (setting ESO = 0) brings the PCF8584 out of the

long-distance mode.

Table 7 Instruction table for serial bus control

STA STO

1 0 SLV/REC START transmit START + address, remain

1 0 MST/TRM REPEAT

0 1 MST/REC;

1 1 MST DATA

0 0 ANY NOP no operation; note 3

PRESENT

MODE

MST/TRM

IACK FUNCTION

FUNCTION OPERATION

START

STOP READ;

STOP WRITE

CHAINING

MST/TRM if R/
go to MST/REC if R/W=1

same as for SLV/REC

transmit STOP go to SLV/REC mode; note 1

send STOP, START and address after last
master frame without STOP sent; note 2

W=0;

Notes

1. In master receiver mode, the last byte must be terminated with ACK bit HIGH (‘negative acknowledge’).

2. If both STA and STO are set HIGH simultaneously in master mode, a STOP condition followed by a START

condition + address will be generated. This allows ‘chaining’ of transmissions without relinquishing bus control.

3. All other STA and STO mode combinations not mentioned in Table 7 are NOPs.

6.8.1.6 ACK

This bit must be set normally to a logic 1. This causes the I2C-bus controller to send an acknowledge automatically after
each byte (this occurs during the 9th clock pulse). The bit must be reset (to logic 0) when the I2C-bus controller is
operating in master/receiver mode and requires no further data to be sent from the slave transmitter. This causes a
negative acknowledge on the I2C-bus, which halts further transmission from the slave device.

6.8.2 R
The read-only section of S1 enables access to I2C-bus status information; see Table 4.

1997 Oct 21 11

EGISTER S1 STATUS SECTION

Philips Semiconductors Product specification

I2C-bus controller

6.8.2.1 PIN bit

‘Pending Interrupt Not’ (MSB of register S1) is a status flag
which is used to synchronize serial communication and is
set to logic 0 whenever the PCF8584 requires servicing.
The PIN bit is normally read in polled applications to
determine when an I2C-bus byte transmission/reception is
completed. The PIN bit may also be written, see
Section 6.8.1.

Each time a serial data transmission is initiated (by setting
the STA bit in the same register), the PIN bit will be set to
logic 1 automatically (inactive). When acting as
transmitter, PIN is also set to logic 1 (inactive) each time
S0 is written. In receiver mode, the PIN bit is automatically
set to logic 1 (inactive) each time the data register S0 is
read.

2

After transmission or reception of one byte on the I
(9 clock pulses, including acknowledge), the PIN bit will be
automatically reset to logic 0 (active) indicating a complete
byte transmission/reception. When the PIN bit is
subsequently set to logic 1 (inactive), all status bits will be
reset to logic 0. PIN is also set to zero on a BER (bus error)
condition.

In polled applications, the PIN bit is tested to determine
when a serial transmission/reception has been completed.
When the ENI bit (bit 4 of write-only section of register S1)
is also set to logic 1 the hardware interrupt is enabled.
In this case, the PIN flag also triggers an external interrupt
(active LOW) via the INT output each time PIN is reset to
logic 0 (active).

When acting as slave transmitter or slave receiver, while
PIN = 0, the PCF8584 will suspend I2C-bus transmission
by holding the SCL line LOW until the PIN bit is set to
logic 1 (inactive). This prevents further data from being
transmitted or received until the current data byte in S0 has
been read (when acting as slave receiver) or the next data
byte is written to S0 (when acting as slave transmitter).

PIN bit summary:

• The PIN bit can be used in polled applications to test

when a serial transmission has been completed. When
the ENI bit is also set, the PIN flag sets the external
interrupt via the INT output.

• Setting the STA bit (start bit) will set PIN = 1 (inactive).

• In transmitter mode, after successful transmission of

one byte on the I2C-bus the PIN bit will be automatically
reset to logic 0 (active) indicating a complete byte
transmission.

• In transmitter mode, PIN is set to logic 1 (inactive) each

time register S0 is written.

C-bus

PCF8584

• In receiver mode, PIN is set to logic 0 (active) on
completion of each received byte. Subsequently, the
SCL line will be held LOW until PIN is set to logic 1.

• In receiver mode, when register S0 is read, PIN is set to
logic 1 (inactive).

2

• In slave receiver mode, an I
set PIN = 0 (active).

• PIN = 0 if a bus error (BER) occurs.

6.8.2.2 STS

When in slave receiver mode, this flag is asserted when an
externally generated STOP condition is detected (used
only in slave receiver mode).

6.8.2.3 BER

Bus error; a misplaced START or STOP condition has
been detected. Resets BB (to logic 1; inactive), sets
PIN = 0 (active).

6.8.2.4 LRB/AD0

‘Last Received Bit’ or ‘Address 0 (General Call) bit’. This
status bit serves a dual function, and is valid only while
PIN = 0:

1. LRB holds the value of the last received bit over the

I2C-bus while AAS = 0 (not addressed as slave).
Normally this will be the value of the slave
acknowledgement; thus checking for slave
acknowledgement is done via testing of the LRB.

2. AD0; when AAS = 1 (‘Addressed As Slave’ condition),

the I2C-bus controller has been addressed as a slave.
Under this condition, this bit becomes the ‘AD0’ bit and
will be set to logic 1 if the slave address received was
the ‘general call’ (00H) address, or logic 0 if it was the
I2C-bus controller’s own slave address.

6.8.2.5 AAS

‘Addressed As Slave’ bit. Valid only when PIN = 0. When
acting as slave receiver, this flag is set when an incoming
address over the I2C-bus matches the value in own
address register S0' (shifted by one bit, see Section 6.4),
or if the I2C-bus ‘General Call’ address (00H) has been
received (‘General Call’ is indicated when AD0 status bit is
also set to logic 1, see Section 6.8.2.4).

6.8.2.6 LAB

‘Lost Arbitration’ Bit. This bit is set when, in multi-master
operation, arbitration is lost to another master on the
I2C-bus.

C-bus STOP condition will

1997 Oct 21 12

Philips Semiconductors Product specification

I2C-bus controller

6.8.2.7 BB

‘Bus Busy’ bit. This is a read-only flag indicating when the
I2C-bus is in use. A zero indicates that the bus is busy, and
access is not possible. This bit is set/reset (logic 1/logic 0)
by STOP/START conditions.

6.9 Multi-master operation

To avoid conflict between data and repeated START and
STOP operations, multi-master systems have some
limitations:

• When powering up multiple PCF8584s in multi-master
systems, the possibility exists that one node may power
up slightly after another node has already begun an

2

I

C-bus transmission; the Bus Busy condition will thus
not have been detected. To avoid this condition, a delay
should be introduced in the initialization sequence of
each PCF8584 equal to the longest I2C-bus
transmission, see flowchart ‘PCF8584 initialization’
(Fig.5).

6.10 Reset

A LOW level pulse on the
forces the I2C-bus controller into a well-defined state.
All flags in S1 are reset to logic 0, except the PIN flag and
the BB flag, which are set to logic 1. S0' and S3 are set
to 00H.

The RESET pin is also used for the STROBE output
signal. Both functions are separated on-chip by a digital
filter. The reset input signal has to be sufficiently long
(minimum 30 clock cycles) to pass through the filter.
The STROBE output signal is sufficiently short (8 clock
cycles) to be blocked by the filter. For more detailed
information on the strobe function see Section 6.12.

6.11 Comparison to the MAB8400 I

The structure of the PCF8584 is similar to that of the
MAB8400 series of microcontrollers, but with a modified
control structure. Access to all I2C-bus control and status
registers is done via the parallel-bus port in conjunction
with register select input A0, and control bits ESO, ES1
and ES2.

RESET (CLK must run) input

2

C-bus interface

PCF8584

6.11.1 D
The following functions are not available in the PCF8584:

• Always selected (ALS flag)

• Access to the bit counter (BC0 to BC2)

• Full SCL frequency selection (2 bits instead of 5 bits)

• The non-acknowledge mode (ACK flag)

• Asymmetrical clock (ASC flag).

6.11.2
The following functions either replace the deleted

functions or are completely new:

• Chip clock prescaler

• Assert acknowledge bit (ACK flag)

• Register selection bits (ES1 and ES2 flags)

• Additional status flags (BER, ‘bus error’)

• Automatic interface control between 80XX and

68000-type microcontrollers

• Programmable interrupt vector

• Strobe generator

• Bus monitor function

• Long-distance mode [non-I2C-bus mode (4-wire); only

for communication between parallel-bus processors
using the PCF8584 at each interface point].

6.12 Special function modes

6.12.1 STROBE
When the I2C-bus controller receives its own address (or

the ‘00H’ general call address) followed immediately by a
STOP condition (i.e. no further data transmitted after the
address), a strobe output signal is generated at the
RESET/STROBE pin (pin 19). The STROBE signal
consists of a monostable output pulse (active LOW),
8 clock cycles long (see Fig.9). It is generated after the
STOP condition is received, preceded by the correct slave
address. This output can be used as a bus access
controller for multi-master parallel-bus systems.

ELETED FUNCTIONS

ADDED FUNCTIONS

1997 Oct 21 13

Philips Semiconductors Product specification

I2C-bus controller

6.12.2 LONG-DISTANCE MODE
The long-distance mode provides the possibility of

longer-distance serial communication between parallel
processors via two I2C-bus controllers. This mode is
selected by setting ES1 to logic 1 while the serial interface
is enabled (ESO = 1).

In this mode the I2C-bus protocol is transmitted over
4 unidirectional lines, SDA OUT, SCL IN, SDA IN and
SCL IN (pins 2, 3, 4 and 5). These communication lines
should be connected to line drivers/receivers
(example: RS422) for long-distance applications.
Hardware characteristics for long-distance transmission
are then given by the chosen standard. Control of data
transmission is the same as in normal I
reading or writing data to shift register S0, long-distance
mode must be initialized by setting ESO and ES1 to
logic 1. Because the interrupt output INT is not available in
this operating mode, synchronization of data
transmission/reception must be polled via the PIN bit.

Remarks:

Before entering the long-distance mode, ENI must be
set to logic 0.

When powering up an PCF8584-node in long-distance
mode, the PCF8584 must be isolated from the 4-wire
bus via 3-state line drivers/receivers until the PCF8584
is properly initialized for long-distance mode. Failure to
implement this precaution will result in system
malfunction.

6.12.3 M
When the 7-bit own address register S0' is loaded with all

zeros, the I2C-bus controller acts as a passive I2C monitor.
The main features of the monitor mode are:

ONITOR MODE

2

C-bus mode. After

PCF8584

• The controller is always selected.

• The controller is always in the slave receiver mode.

• The controller never generates an acknowledge.

• The controller never generates an interrupt request.

• A pending interrupt condition does not force SCL LOW.

•

BB is set to logic 0 after detection of a START condition,
and reset to logic 1 after a STOP condition.

• Received data is automatically transferred to the read
buffer.

• Bus traffic is monitored by the PIN bit, which is reset to
logic 0 after the acknowledge bit of an incoming byte has
been received, and is set to logic 1 as soon as the first
bit of the next incoming byte is detected. Reading the
data buffer S0 sets the PIN bit to logic 1. Data in the read
buffer is valid from PIN = 0 and during the next 8 clock
pulses (until next acknowledge).

• AAS is set to logic 1 at every START condition, and
reset at every 9th clock pulse.

7 SOFTWARE FLOWCHART EXAMPLES

7.1 Initialization

The flowchart of Fig.5 gives an example of a proper
initialization sequence of the PCF8584.

7.2 Implementation

The flowcharts (Figs 6 to 9) illustrate proper programming
sequences for implementing master transmitter, master
receive, and master transmitter, repeated start and master
receiver modes in polled applications.

1997 Oct 21 14

Philips Semiconductors Product specification

I2C-bus controller

handbook, full pagewidth

PCF8584 resets to
slave receiver mode

parallel bus interface
determined by
PCF8584 (80XX/68XXX)

initialization of
PCF8584 completed

START

reset minimum
30 clock cycles

send byte 80H

send byte 55H

send byte A0H

send byte 1CH

send byte C1H

delay: wait a time

equal to the longest I

message to synchronize

BB-bit. (multimaster

systems only

END

2

address line A0

C

power-on

A0 = HIGH

A0 = LOW

A0 = HIGH

A0 = LOW

A0 = HIGH

PCF8584

A0 = HIGH enables data transfer to/from

A0 = LOW Access to all other registers

Loads byte 80H into register S1'
i.e. next byte will be loaded into register S0'
(own address register); serial interface off.

Loads byte 55H into register S0';
effective own address becomes AAH.

Loads byte A0H into register S1, i.e. next byte
will be loaded into the clock control register S2.

Loads byte 1CH into register S2;
system clock is 12 MHz; SCL = 90 kHz.

Loads byte C1H into register S1; register enable
serial interface, set I
SDA and SCL are HIGH. The next write or read
operation will be to/from data transfer register
S0 if A0 = LOW.

On power-on, if an PCF8584 node is powered-up
slightly after another node has already begun an

2

I

C-bus transmission, the bus busy condition will
not have been detected. Thus, introducing this
delay will insure that this condition will not occur.

register S1

defined by the bit pattern in
register S1

2

C-bus into idle mode;

MBE714

Fig.5 PCF8584 initialization sequence.

1997 Oct 21 15

Philips Semiconductors Product specification

I2C-bus controller

andbook, full pagewidth

yes

PCF8584 remains in
master transmitter
mode if R/W bit of
'slave address' = 0

START

read byte from S1 register

is bus busy?

(BB = 0?)

no

send byte 'slave address'

send C5H to control

register S1

n = 0 (data byte counter);

m = number of data bytes

to be transferred

read byte from S1 register

A0 = HIGH

A0 = LOW

A0 = HIGH

A0 = HIGH

PCF8584

Load 'slave address' into S0 register:
'slave address' = value of slave address
(7-bits + R/W = 0). After reset, default = '0'

Load C5H into S1. 'C5H' = PCF8584 generates
the 'START' condition and clocks out the slave
address and the clock pulse for slave acknowledgement.
Next byte(s) sent to the S0 register will be immediately
transferred over the I

Poll for transmission finished.

2

C-bus.

no

PIN bit = 0?

yes

slave

acknowledged?

(LRB = 0?)

yes

n = m

no

n = n + 1

send byte 'data'

yes

A0 = LOW
Load 'data'

into bus
buffer register S0;
data is transmitted.

transmission
completed

send byte C3H

END

A0 = HIGH

Load C3 into the S1 control
register: PCF8584 generates
'STOP' condition.

PCF8584 goes into
slave receiver mode

MBE715

Fig.6 PCF8584 master transmitter mode.

1997 Oct 21 16

Philips Semiconductors Product specification

I2C-bus controller

handbook, full pagewidth

send byte 'slave address' to S0

read byte from S1 status register

yes

send byte C5H to S1 control register

n = 0 (data byte counter)

m = number of data bytes

read byte from S1 status register

no

START

is bus busy?

(BB = 0?)

no

to be read

PIN = 0?

yes

A0 = LOW

A0 = HIGH

A0 = HIGH

A0 = HIGH

Load 'Slave Address' into S0 register:
'Slave Address' = 7 bits + R/W = 1.

Is the I2C-bus busy?

PCF8584 generates 'START' condition,
sends out slave address + RD to I
generates 9th clock pulse for slave ACK.

Set-up software counters.

send byte 40H to control register S1

read data byte from S0 register

read byte from S1 status register

A0 = HIGH

A0 = LOW

(1)

A0 = HIGH

2

C-bus and

PCF8584

Set ACK bit S1 to 0 in
preparation for negative
acknowledgement.

This command simultaneously
receives the final data byte

2

from the I
it into register S0.
Neg. ACK is also sent.

C-bus and loads

slave ACK?

(LRB = 0?)

n = n + 1

read data byte from S0 register

(1) The first read of the S0 register is a ‘dummy read’ of the slave address which should be discarded. The first read of the S0 register simultaneously

reads the current value of S0 and then transfers the first valid data byte from the I

yes

n = m − 1?

no no

(an error

has occured)

A0 = LOW

(1)

PIN = 0?

yes

A0 = HIGH

send byte C3H to S1

A0 = LOW

read final data byte from S0 register

END

2

C-bus to S0.

PCF8584 generates
'STOP' condition.
PCF8584 goes into
slave receiver mode.

This command transfers
the final data byte from
the data buffer to accumulator.
Because the STOP condition
was previously executed, no

2

C-bus activity takes place.

I

MGL009

Fig.7 PCF8584 master receiver mode.

1997 Oct 21 17

Philips Semiconductors Product specification

I2C-bus controller

dbook, full pagewidth

PCF8584 configured as
master transmitter

PCF8584 configured as
master receiver

START

I2C-bus write routine

(master transmitter mode

excluding final STOP)

send byte 45H

send byte 'slave address'

I2C-bus read routine (master receiver mode)

A0 = HIGH

A0 = LOW

PCF8584

Load 45H into the S1 register; PCF8584
generates the repeated 'START condition' only.
The current contents of register S0 is NOT
clocked out onto the I2C-bus.
The next byte sent to register S0 should be the
'slave address' + read bit.

Load 'slave address' into the S0 register. Once
loaded, it is automatically clocked out over the I

'Slave address' = slave address (7 bits) + R/W bit set '1'.

2

C-bus.

END

MBE712

Fig.8 Master transmitter followed by repeated START and becoming master receiver.

1997 Oct 21 18

Philips Semiconductors Product specification

I2C-bus controller

handbook, full pagewidth

SLAVE

TRANSMITTER

MODE

read byte from S1 register

R/W = 1

START

read byte from S1 register

addressed as slave

no

no

(AAS = 1?)

read byte from S1 register

PIN bit = 0?

read byte from S0 register

read or write?

(LSB = 1 or 0?)

A0 = HIGH

yes

yes

A0 = HIGH

Check whether
'addressed as slave'

Check that 'own address'
has arrived correctly

A0 = LOW

R/W = 0

Read incoming address to
determine if the R/W bit is 0 or 1
This will differentiate between
slave receiver or slave
transmitter modes.

SLAVE

RECEIVER

MODE

read byte from S1 register

PCF8584

no

yes

PIN bit = 0?

yes

negative

ACK received?

(LRB = 1?)

no

write data to S0 register read data from S0 register

write last data byte

to S0 register

END

TX

A0 = LOW

PIN deactivated

(set to '1')

PCF8584 goes into

slave receiver

mode

Fig.9 Slave receiver/slave transmitter modes.

1997 Oct 21 19

PIN bit = 0?

yes

STOP detected?

(STS = 1?)

no

read last data byte

from S0 register

END

RX

no

yes

MBE713

Philips Semiconductors Product specification

I2C-bus controller

PCF8584

8I2C-BUS TIMING DIAGRAMS

The diagrams (Figs 10 to 13) illustrate typical timing diagrams for the PCF8584 in master/slave functions. For detailed
description of the I2C-bus protocol, please refer to

“The I2C-bus and how to use it”

; Philips document

ordering number 9398 393 40011.

handbook, full pagewidth

SDA

SCL

INT

interrupt

STOP

condition

START

condition

7-bit address (76H)

R/W = 0

ACK

ACK

interruptfirst-byte (E4H)interrupt

nbyte

ACK

from slave receiver

Master PCF8584 writes data to slave transmitter.

Fig.10 Bus timing diagram; master transmitter mode.

handbook, full pagewidth

SDA

SCL

INT

7-bit address (76H)

R/W = 1

START

condition

from slave

ACK

'DUMMY READ'

must be executed here

ACK

interruptfirst-byte (discard)interrupt

nbyte

from master

receiver

no ACK

MBE709

STOP

condition

MBE710

Master PCF8584 reads data from slave transmitter.

Fig.11 Bus timing diagram; master receiver mode.

1997 Oct 21 20

Philips Semiconductors Product specification

I2C-bus controller

handbook, full pagewidth

SDA

SCL

INT

7-bit address (0CH)

START

condition

from slave PCF8584

R/W = 1

ACK

ACK

interruptfirst-byte: 1FHinterrupt

from master

receiver

nbyte

no ACK

interrupt

PCF8584

STOP

condition

MBE711

External master receiver reads data from PCF8584.

Fig.12 Bus timing diagram; slave transmitter mode.

handbook, full pagewidth

SDA

SCL

INT

7-bit address (62H)

R/W = 0

START

condition

from slave PCF8584

ACK

ACK

interruptfirst-byte (CCH)interrupt

nbyte

interrupt

ACK

(after STOP)

STOP

condition

interrupt

MBE708

Slave PCF8584 is written to by external master transmitter.

Fig.13 Bus timing diagram; slave receiver mode.

1997 Oct 21 21

Philips Semiconductors Product specification

I2C-bus controller

PCF8584

9 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL PARAMETER MIN. MAX. UNIT

V

DD

V

I

I

I

I

O

P

tot

P

O

T

amb

T

stg

supply voltage −0.3 +7.0 V
voltage range (any input) −0.8 VDD+ 0.5 V
DC input current (any input) −10 +10 mA
DC output current (any output) −10 +10 mA
total power dissipation − 300 mW
power dissipation per output − 50 mW
operating ambient temperature −40 +85 °C
storage temperature −65 +150 °C

10 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is good
practice to take normal precautions appropriate to handling MOS devices (see

“Handling MOS Devices”

).

1997 Oct 21 22

Philips Semiconductors Product specification

I2C-bus controller

PCF8584

11 DC CHARACTERISTICS

V

=5V±10%; T

DD

= −40 to +85 °C; unless otherwise specified.

amb

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

Supply

V

DD

I

DD

supply voltage 4.5 5.0 5.5 V
supply current standby; note 1 −−2.5 µA

operating; notes 1 and 2 −−1.5 mA

Inputs

CLK,

IACK, A0, CS, WR, RD, RESET AND D0 to D7

V

IL

V

IH

LOW level input voltage note 3 0 − 0.8 V
HIGH level input voltage note 3 2.0 − V

DD

V
SDA AND SCL
V

IL

V

IH

R

i

LOW level input voltage note 4 0 − 0.3V
HIGH level input voltage note 4 0.7V
resistance to V

DD

T

=25°C; note 5 25 − 100 kΩ

amb

DD

− V

DD

DD

V

V

Outputs

I

OH

I

OL

I

OL

HIGH level output current VOH= 2.4 V; note 6 and 7 −2.4 −−mA
LOW level output current VOL= 0.4 V; note 6 3.0 −−mA
leakage current note 8 −1 − +1 µA

Notes

1. Test conditions: 22 kΩ pull-up resistors on D0 to D7; 10 kΩ pull-up resistors on SDA, SCL,
to VSS; remaining pins open-circuit.

2. CLK waveform of 12 MHz with 50% duty factor.

3. CLK, IACK, A0, CS, WR, RD, RESET and D0 to D7 are TTL level inputs.

4. SDA and SCL are CMOS level inputs.

5. CLK, IACK, A0, CS and WR.

6. D0 to D7.

7. DTACK, STROBE.

8. D0 to D7 3-state, SDA, SCL, INT, RD, RESET.

RD; RESET connected

1997 Oct 21 23

Philips Semiconductors Product specification

I2C-bus controller

PCF8584

12 I2C-BUS TIMING SPECIFICATIONS

All the timing limits are valid within the operating supply voltage and ambient temperature range; VDD=5V±10%;
T

= −40 to +85 °C; and refer to VIL and VIHwith an input voltage of VSSto V

amb

DD.

SYMBOL PARAMETER MIN. TYP. MAX. UNIT

f

SCL

t

SW

t

BUF

t

SU;STA

t

HD;STA

t

LOW

t

HIGH

t

r

t

f

t

SU;DAT

t

HD;DAT

t

VD;DAT

t

SU;STO

SCL clock frequency −− 100 kHz
tolerable spike width on bus −− 100 ns
bus free time 4.7 −−µs
START condition set-up time 4.7 −−µs
START condition hold time 4.0 −−µs
SCL LOW time 4.7 −−µs
SCL HIGH time 4.0 −−µs
SCL and SDA rise time −− 1.0 µs
SCL and SDA fall time −− 0.3 µs
data set-up time 250 −−ns
data hold time 0 −−ns
SCL LOW to data out valid −− 3.4 µs
STOP condition set-up time 4.0 −−µs

13 PARALLEL INTERFACE TIMING

All the timing limits are valid within the operating supply voltage and ambient temperature range: VDD=5V±10%;
T

= −40 to +85 °C; and refer to VIL and VIHwith an input voltage of VSSto VDD. CL= 100 pF; RL= 1.5 kΩ

amb

(connected to VDD) for open-drain and high-impedance outputs, where applicable (for measurement purposes only).

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

t

r

t

f

t

CLK

clock rise time see Fig.14 −− 6ns
clock fall time see Fig.14 −− 6ns
input clock period

see Fig.14 83 − 333 ns

(50% ±5% duty factor)

t

CLRL

t

CLWL

t

RHCH

t

WHCH

t

AVWL

t

AVRL

t

WHAI

t

RHAI

t

WLWH

t

RLRH

t

DVWH

t

RLDV

t

WHDI

t

RHDF

CS set-up to RD LOW see Fig.16 and note 1 20 −−ns
CS set-up to WR LOW see Fig.15 and note 1 20 −−ns
CS hold from RD HIGH see Fig.16 0 −−ns
CS hold from WR HIGH see Fig.15 0 −−ns
A0 set-up to WR LOW see Fig.15 10 −−ns
A0 set-up to RD LOW see Fig.16 10 −−ns
A0 hold from WR HIGH see Fig.15 20 −−ns
A0 hold from RD HIGH see Fig.16 10 −−ns
WR pulse width see Fig.15 230 − 1000 ns
RD pulse width see Fig.16 230 − 1000 ns
data set-up before WR HIGH see Fig.15 150 −−ns
data valid after RD LOW see Fig.16 − 160 180 ns
data hold after WR HIGH see Fig.15 20 −−ns
data bus floating after RD

see Fig.16 −− 150 ns

HIGH

1997 Oct 21 24

Philips Semiconductors Product specification

I2C-bus controller

PCF8584

SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT

t

AVCL

t

WLCL

t

RHCL

t

CLDV

t

CLDL

t

CHAI

t

CHRL

t

CHWH

t

CHDF

t

CHDE

t

CHDI

t

DVCL

t

ALIE

t

ALDV

t

ALAE

t

AHDI

t

ALDL

t

AHDE

t

W4

t

W5

t

CLCL

A0 set-up to CS LOW see Figs 17 and 18 10 −−ns
R/WR set-up to CS LOW see Fig.17 10 −−ns
R/WR set-up to CS LOW see Fig.18 10 −−ns
data valid after CS LOW see Fig.18 and note 2 − 160 180 ns
DT ACK LOW after CS LOW see Figs 17 and 18 − 2t

+75 3t

CLK

+ 150 ns

CLK

A0 hold from CS HIGH see Fig.18 0 −−ns
R/WR hold from CS HIGH see Fig.18 0 −−ns
R/WR hold from CS HIGH see Fig.17 0 −−ns
data bus float after CS HIGH see Fig.18 −− 150 ns
DTACK HIGH from CS HIGH see Figs 17 and 18 − 100 120 ns
data hold after CS HIGH see Fig.17 0 −−ns
data set-up to CS LOW see Fig.17 0 −−ns
INT HIGH from IACK LOW see Figs 19 and 20 − 130 180 ns
data valid after IACK LOW see Figs 19 and 20 − 200 250 ns
IACK pulse width see Fig.20 230 −−ns
data hold after IACK HIGH see Fig.20 −− 30 ns
DTACK LOW from IACK LOW see Fig.20 − 2t

+75 3t

CLK

+ 150 ns

CLK

DTACK HIGH from IACK HIGH see Fig.20 − 120 140 ns
RESET pulse width see Fig.21 30t
STROBE pulse width see Fig.22 8t

CLK

CLK

CS LOW see Figs 17 and 18 − t

−−ns
8t

+90 − ns

CLK

CLDL+tCHDE

− ns

Notes

1. A minimum of 6 clock cycles must elapse between consecutive parallel-bus accesses when the I2C-bus controller
operates at 8 or 12 MHz. This may be reduced to 3 clock cycles for lower operating frequencies.

2. Not for S1.

1997 Oct 21 25

Philips Semiconductors Product specification

I2C-bus controller

handbook, full pagewidth

CLK

t

t

CLK

f

35.5 ns
min

t

r

6 ns max 6 ns max

Fig.14 Clock input timing.

35.5 ns
min

t

f

MLA013 - 1

PCF8584

CS

A0

WR

D0 to D7

MLA014 - 1

t

t

AVWL

CLWL

t

WLWH

DATA VALID

t

DVWH

t

WHCH

t

WHAI

t

WHDI

Fig.15 Bus timing (80XX mode); write cycle.

1997 Oct 21 26

Philips Semiconductors Product specification

I2C-bus controller

handbook, full pagewidth

CS

RD

D0 to D7

MLA015 - 1

A0

t

RLDV

t

t

AVRL

CLRL

t

RLRH

DATA VALID

t

RHCH

t

RHAI

t

RHDF

PCF8584

handbook, full pagewidth

A0

R/W

CS

D0 to D7

Fig.16 Bus timing (80XX mode); read cycle.

t

AVCL

t

WLCL

t

DVCL

t

CLCL

DATA VALID

t

CHAI

t

CHWH

t

CHDI

DTACK

t

MLA017 - 1

CLDL

Fig.17 Bus timing (68000 mode); write cycle.

1997 Oct 21 27

t

CHDE

Philips Semiconductors Product specification

I2C-bus controller

D0 to D7

A0

R/W

CS

t

AVCL

t

RHCL

t

CLDV

t

CLCL

DATA VALID

t

CHAL

t

CHRL

t

CHDF

PCF8584

DTACK

MLA016 - 1

t

CLDL

Fig.18 Bus timing (68000 mode); read cycle.

t

ALIE

INT

t

ALAE

IACK

t

ALDV

DATA VALIDD0 to D7

t

AHDI

t

CHDE

MLA018 - 1

Fig.19 Interrupt timing (80XX mode).

1997 Oct 21 28

Philips Semiconductors Product specification

I2C-bus controller

handbook, full pagewidth

INT

IACK

DTACK

t

ALDV

t

ALIE

t

ALDL

t

ALAE

PCF8584

t

AHDI

DATA VALIDD0 to D7

t

AHDE

MLA019 - 1

CLK

RESET

Fig.20 Interrupt timing (68000 mode).

t

W4

Fig.21 Reset timing.

MLA020 - 1

1997 Oct 21 29

Philips Semiconductors Product specification

I2C-bus controller

STROBE

CLK

PCF8584

t

W5

MLA021 - 1

Fig.22 Strobe timing.

1997 Oct 21 30

Philips Semiconductors Product specification

I2C-bus controller

14 APPLICATION INFORMATION

8048/8051

ALE

ADDRESS BUS

DECODER

DATA

RD

WR

PCF8584

A0

CS

SCL

PCF8584

SDA

INT

MBE704

Fig.23 Application diagram using the 8048/8051.

1997 Oct 21 31

Philips Semiconductors Product specification

I2C-bus controller

68000

AS

UDS

LDS

ADDRESS

A1, A2, A3

FCX

IPX

DECODER

A1

INTERRUPT

HANDLER

R/W

DTACK

CS

IACK

INT

PCF8584

SCL

PCF8584

SDA

DATA

MBE702

Fig.24 Application diagram using the 68000.

1997 Oct 21 32

Philips Semiconductors Product specification

I2C-bus controller

8088

ALE

INTR

ADDRESS BUS

DECODER

IOR

IOW

DATA

PCF8584

A0

CS

SCL

PCF8584

SDA

INT

IACK

MBE703

Fig.25 Application diagram using the 8088.

1997 Oct 21 33

Philips Semiconductors Product specification

I2C-bus controller

handbook, full pagewidth

CLK

SDA or SDA OUT

SCL or SCL IN

IACK or SDA IN

INT or SCL OUT

DB0
DB1
DB2
V

SS

A0

PCF8584

1

Substrate

2
3
4
5
6
7
8
9

10

MBE701

20
19
18
17
16
15
14
13
12
11

(1)

V

DD

RESET/STROBE
WR (R/W)
CS
RD (DTACK)
DB7
DB6
DB5
DB4
DB3

Maximum forward current: 5 mA; maximum reverse voltage: 5 V.

Fig.26 PCF8584 diode protection.

14.1 Application notes

Additional application notes are available from Philips Semiconductors:

1. AN95068:

2. AN96040:

3. AN90001:

“C Routines for the PCF8584”.
“Using the PCF8584 with non-specified timings and other frequently asked questions”
“Interfacing PCF8584 I2C-bus controller to 80(C)51 family of microcontrollers”

.

.

1997 Oct 21 34

Philips Semiconductors Product specification

I2C-bus controller

15 PACKAGE OUTLINES

DIP20: plastic dual in-line package; 20 leads (300 mil)

D

seating plane

L

Z

20

e

b

PCF8584

SOT146-1

M

E

A

2

A

A

1

w M

b

1

11

c

(e )

1

M

H

pin 1 index

1

0 5 10 mm

scale

DIMENSIONS (inch dimensions are derived from the original mm dimensions)

A

A

A

UNIT

inches

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

max.

mm

OUTLINE
VERSION

SOT146-1

1 2

min.

max.

1.73

1.30

0.068

0.051

IEC JEDEC EIAJ

b

b

1

0.53

0.38

0.021

0.015

0.36

0.23

0.014

0.009

REFERENCES

cD E e M

(1) (1)

26.92

26.54

1.060

1.045

SC603

6.40

6.22

0.25

0.24

E

10

(1)

M

e

L

1

3.60

3.05

0.14

0.12

8.25

7.80

0.32

0.31

EUROPEAN

PROJECTION

H

E

10.0

0.2542.54 7.62

8.3

0.39

0.010.10 0.30

0.33

ISSUE DATE

92-11-17
95-05-24

Z

w

max.

2.04.2 0.51 3.2

0.0780.17 0.020 0.13

1997 Oct 21 35

Philips Semiconductors Product specification

I2C-bus controller

SO20: plastic small outline package; 20 leads; body width 7.5 mm

D

c

y

Z

20

11

PCF8584

SOT163-1

E

H

E

A

X

v M

A

pin 1 index

1

e

0 5 10 mm

DIMENSIONS (inch dimensions are derived from the original mm dimensions)

mm

A

max.

2.65

0.10

A

1

0.30

0.10

0.012

0.004

A2A

2.45

2.25

0.096

0.089

0.25

0.01

b

p

cD

0.32

0.23

0.013

0.009

3

0.49

0.36

0.019

0.014

UNIT

inches

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

10

w M

b

p

scale

(1)E(1) (1)

13.0

12.6

0.51

0.49

eHELLpQ

7.6

1.27

7.4

0.30

0.050

0.29

10.65

10.00

0.419

0.394

Q

A

2

A

1

1.4

0.055

1.1

0.4

0.043

0.016

detail X

1.1

1.0

0.043

0.039

(A )

L

p

L

0.25

0.01

A

3

θ

0.25 0.1

0.01

0.004

ywv θ

Z

0.9

0.4

0.035

0.016

o

8

o

0

OUTLINE

VERSION

SOT163-1

IEC JEDEC EIAJ

075E04 MS-013AC

REFERENCES

1997 Oct 21 36

EUROPEAN

PROJECTION

ISSUE DATE

95-01-24
97-05-22

Philips Semiconductors Product specification

I2C-bus controller

16 SOLDERING

16.1 Introduction

There is no soldering method that is ideal for all IC
packages. Wave soldering is often preferred when
through-hole and surface mounted components are mixed
on one printed-circuit board. However, wave soldering is
not always suitable for surface mounted ICs, or for
printed-circuits with high population densities. In these
situations reflow soldering is often used.

This text gives a very brief insight to a complex technology.
A more in-depth account of soldering ICs can be found in
our

“IC Package Databook”

16.2 DIP

16.2.1 SOLDERING BY DIPPING OR BY WAVE
The maximum permissible temperature of the solder is

260 °C; solder at this temperature must not be in contact
with the joint for more than 5 seconds. The total contact
time of successive solder waves must not exceed
5 seconds.

The device may be mounted up to the seating plane, but
the temperature of the plastic body must not exceed the
specified maximum storage temperature (T
printed-circuit board has been pre-heated, forced cooling
may be necessary immediately after soldering to keep the
temperature within the permissible limit.

16.2.2 R
Apply a low voltage soldering iron (less than 24 V) to the

lead(s) of the package, below the seating plane or not
more than 2 mm above it. If the temperature of the
soldering iron bit is less than 300 °C it may remain in
contact for up to 10 seconds. If the bit temperature is
between 300 and 400 °C, contact may be up to 5 seconds.

16.3 SO

16.3.1 REFLOW SOLDERING
Reflow soldering techniques are suitable for all SO

packages.

EPAIRING SOLDERED JOINTS

(order code 9398 652 90011).

). If the

stg max

PCF8584

Several techniques exist for reflowing; for example,
thermal conduction by heated belt. Dwell times vary
between 50 and 300 seconds depending on heating
method. Typical reflow temperatures range from
215 to 250 °C.

Preheating is necessary to dry the paste and evaporate
the binding agent. Preheating duration: 45 minutes at
45 °C.

16.3.2 W
Wave soldering techniques can be used for all SO

packages if the following conditions are observed:

• A double-wave (a turbulent wave with high upward
pressure followed by a smooth laminar wave) soldering
technique should be used.

• The longitudinal axis of the package footprint must be
parallel to the solder flow.

• The package footprint must incorporate solder thieves at
the downstream end.

During placement and before soldering, the package must
be fixed with a droplet of adhesive. The adhesive can be
applied by screen printing, pin transfer or syringe
dispensing. The package can be soldered after the
adhesive is cured.

Maximum permissible solder temperature is 260 °C, and
maximum duration of package immersion in solder is
10 seconds, if cooled to less than 150 °C within
6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal
of corrosive residues in most applications.

16.3.3 R

Fix the component by first soldering two diagonally­opposite end leads. Use only a low voltage soldering iron
(less than 24 V) applied to the flat part of the lead. Contact
time must be limited to 10 seconds at up to 300 °C. When
using a dedicated tool, all other leads can be soldered in
one operation within 2 to 5 seconds between
270 and 320 °C.

AVE SOLDERING

EPAIRING SOLDERED JOINTS

Reflow soldering requires solder paste (a suspension of
fine solder particles, flux and binding agent) to be applied
to the printed-circuit board by screen printing, stencilling or
pressure-syringe dispensing before package placement.

1997 Oct 21 37

Philips Semiconductors Product specification

I2C-bus controller

17 DEFINITIONS

Data sheet status

Objective specification This data sheet contains target or goal specifications for product development.
Preliminary specification This data sheet contains preliminary data; supplementary data may be published later.
Product specification This data sheet contains final product specifications.

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or
more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation
of the device at these or at any other conditions above those given in the Characteristics sections of the specification
is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

18 LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these
products can reasonably be expected to result in personal injury. Philips customers using or selling these products for
use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such
improper use or sale.

PCF8584

19 PURCHASE OF PHILIPS I

Purchase of Philips I
components in the I2C system provided the system conforms to the I2C specification defined by
Philips. This specification can be ordered using the code 9398 393 40011.

2

C COMPONENTS

2

C components conveys a license under the Philips’ I2C patent to use the

1997 Oct 21 38

Philips Semiconductors Product specification

I2C-bus controller

PCF8584

NOTES

1997 Oct 21 39

Philips Semiconductors – a worldwide company

Argentina: see South America
Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,

Tel. [phone], Fax. [phone]
Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. [phone],

Fax. [phone]
Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6,

220050 MINSK, Tel. [phone], Fax. [phone]

Belgium: see The Netherlands
Brazil: seeSouth America
Bulgaria: Philips Bulgaria Ltd., Energoproject, 15thfloor,

51 James Bourchier Blvd., 1407 SOFIA,
Tel. [phone], Fax. [phone]

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,
Tel. [phone]

China/Hong Kong: 501 Hong Kong Industrial Technology Centre,
72 Tat Chee Avenue, Kowloon Tong, HONG KONG,
Tel. [phone], Fax. [phone]

Colombia: see South America
Czech Republic: see Austria
Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S,

Tel. [phone], Fax. [phone]
Finland: Sinikalliontie 3, FIN-02630 ESPOO,

Tel. [phone], Fax. [phone]
France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex,

Tel. [phone], Fax. [phone]
Germany: Hammerbrookstraße 69, D-20097 HAMBURG,

Tel. [phone], Fax. [phone]
Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS,

Tel. [phone], Fax. [phone]

Hungary: seeAustria
India: Philips INDIA Ltd, Band Box Building, 2nd floor,

254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,
Tel. [phone], Fax. [phone]

Indonesia: see Singapore
Ireland: Newstead, Clonskeagh, DUBLIN 14,

Tel. [phone], Fax. [phone]
Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053,

TEL AVIV 61180, Tel. [phone], Fax. [phone]
Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3,

20124 MILANO, Tel. [phone], Fax. [phone]
Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108,

Tel. [phone], Fax. [phone]
Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,

Tel. [phone], Fax. [phone]
Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,

Tel. [phone], Fax. [phone]
Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,

Tel. [phone]

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,

Tel. [phone], Fax. [phone]
New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,

Tel. [phone], Fax. [phone]
Norway: Box 1, Manglerud 0612, OSLO,

Tel. [phone], Fax. [phone]
Philippines: Philips Semiconductors Philippines Inc.,

106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,
Metro MANILA, Tel. [phone], Fax. [phone]

Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA,
Tel. [phone], Fax. [phone]

Portugal: see Spain
Romania: see Italy
Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,

Tel. [phone], Fax. [phone]
Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231,

Tel. [phone], Fax. [phone]

Slovakia: see Austria
Slovenia: see Italy
South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,

2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000,
Tel. [phone], Fax. [phone]

South America: Rua do Rocio 220, 5th floor, Suite 51,
04552-903 São Paulo, SÃO PAULO - SP, Brazil,
Tel. [phone], Fax. [phone]

Spain: Balmes 22, 08007 BARCELONA,
Tel. [phone], Fax. [phone]

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,
Tel. [phone], Fax. [phone]

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. [phone], Fax. [phone]

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1,
TAIPEI, Taiwan Tel. [phone], Fax. [phone]

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,
Tel. [phone], Fax. [phone]

Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL,
Tel. [phone], Fax. [phone]

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,
252042 KIEV, Tel. [phone], Fax. [phone]

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,
MIDDLESEX UB3 5BX, Tel. [phone], Fax. [phone]

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,
Tel. [phone]

Uruguay: see South America
Vietnam: see Singapore
Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,

Tel. [phone], Fax.[phone]

For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications,
Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. [phone]

© Philips Electronics N.V. 1997 SCA55
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed
without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license
under patent- or other industrial or intellectual property rights.

Internet: http://www.semiconductors.philips.com

Printed in The Netherlands 417067/00/04/pp40 Date of release: 1997 Oct 21 Document order number: 9397 750 02932