This document describes key differences and new features on i.MX RT1170,
compared with i.MX RT1060. This document can be used as the migration
reference. It is intended for audience:
• who have developed some projects based i.MX RT1060 and decided to
migrate the project into i.MX RT1170.
• who is familiar with i.MX RT1060 and want to start the new project
based on previous knowledge on i.MX RT1060.
SEMC - Parallel NOR FLASH/SRAMUp to 16 bitUp to 16 bit
32 KB I-Cache
32 KB D-Cache
512 KB
8/16-bit SDRAM
up to 166 MHz
CM7 @ Up to 1 GHz
32 KB I-Cache
32 KB D-Cache
CM4 @ Up to 400 MHz
16 KB I-Cache
16 KB D-Cache
512 KB + 128 KB OCRAM1
512 KB + 128 KB OCRAM2
256 KB (Shared with CM4 TCM)
8/16/32-bit SDRAM
Up to 200 MHz
uSDHC - SD/eMMCeMMC 4.5/SD 3.0eMMC 5.0/SD 3.0
Flex SPI22
Flex SPI - WidthUp to 8 bitUp to 16 bit
Flex SPI - Single/Dual/Quad SPI interface√√
Flex SPI - Hyper√√
Flex SPI - PSRAM—√
Flex SPI - OCT interface with XIP support√√
Graphic, Display & Camera
LCDIF√√
LCDIFv2
—
√
Table continues on the next page...
Migration guide from i.MX RT1060 to i.MX RT1170, Rev. 1, February 18, 2021
Application Note2 / 15
NXP Semiconductors
Table 1. SOC comparison (continued)
Items for comparisoni.MX RT1060i.MX RT1170
PXP√√
SOC comparison
GPU
—
√
Parallel CSI√√
Parallel DSI√√
MIPI CSI
MIPI DSI
—
—
√
√
Connectivity
USB22
10/100M ENET with IEEE158821
1G ENET with AVB—1
1G ENET with TSN—1
UART812
LPSPI46
I2C46
FlexCAN33
FlexIO32
EVMSIM—2
GPIO149174
Audio
SAI34
SPDIF11
ASRC—1
PDM MIC—1
MQS11
Timer
WDOG45
Table continues on the next page...
Migration guide from i.MX RT1060 to i.MX RT1170, Rev. 1, February 18, 2021
Application Note3 / 15
NXP Semiconductors
Table 1. SOC comparison (continued)
Items for comparisoni.MX RT1060i.MX RT1170
GPT66
QDC44
QTimer44
FlexPWM44
PIT12
Analog
ACMP44
ADC20
LPADC02
Package
ADC ETC11
DAC01
TSC10
Others
eDMA12
8 × 8 Keypad√√
Security√√
3 Package
As shown in Table 2, i.MX RT1170 is a 289-pin MAPBGA while i.MX RT1060 is a 196-pin MAPBGA. i.MX RT1170 has a larger
package in order to accommodate additional functionality and change to the power architecture.
Table 2. Package comparison
RT1060RT1170
Package196-pin MAPBGA289-pin MAPBGA
4 Pin mux
For the new pin mux on i.MX RT1170, user can refer to Table 3.
Migration guide from i.MX RT1060 to i.MX RT1170, Rev. 1, February 18, 2021
Application Note4 / 15
NXP Semiconductors
Power supply change
Table 3. Pin mux information/tools
Pin mux information/toolsComments
Muxing Options table in RMGive pin list information for a peripheral.
Pin Assignments in RMGive pin mux list information on a pin and also show pad setting.
Pin Assignments in excel format
Pin config tool in MCUXpresso or standalone toolsA powerful graphic tool help customer to assign pin for application.
This table is in the attachment of this document as an option for
pin assignment.
5 Power supply change
The following describes key differences between i.MX RT1170 and RT1060. For details, see
for the MIMXRT1170 Processor
(document MIMXRT1170EVKHUG).
• i.MX RT1170 has more power domains than RT1060, especially introduces NVCC_LPSR domain. You will see during power
up sequence only if VDD_LPSR_DIG is stable, VDD_SOC_IN can be applied after 1 ms delay.
• i.MX RT1170 uses POR pin reset in VDD_SNVS_DIG (1.8 V) domain, which means to add external pull up or to use external
POR logic, guarantee the voltage level first.
• i.MX RT1170 internal DCDC has two outputs, VDD_DIG for core platform and 1.8 V for chip supply. i.MX RT1060 has only
one output.
• i.MX RT1170 is an automotive grade product and the internal DCDC load capacity is limited, so external PMIC is required
to power the core platform. For RT1060, internal DCDC is suggested for different standard products.
(document MIMXRT1170HDUG) and
MIMXRT1170 EVK Board Hardware User’s Guide
Hardware Development Guide
6 Clock
6.1 Overview
i.MX RT1170 clock architecture is new. It consists of three parts:
• Crystal/OSC/PLL/PLL_PFD as clock source
• Available clock source for each clock root and divider setting
• Clock gate
For more important information related to the below, see
• System Clocks Table: Gives the IP clock mapping to system clock source.
• Clock Tree: Gives the clock path from clock source to each root clock.
• Clock Sources Table: Lists all possible clock sources.
• Clock Root Table: Give the available clock source for each root clock.
• Clock Gate Table: Lists all the gate control.
• Clock Group: Lists all the clock groups (Synchronized clock).
Migration guide from i.MX RT1060 to i.MX RT1170, Rev. 1, February 18, 2021
Application Note5 / 15
i.MX RT1170 Processor Reference Manual
(document IMXRT1170RM).
Loading...
+ 10 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.