
LMC6572 Dual/LMC6574 Quad
Low Voltage (2.7V and 3V) Operational Amplifier
LMC6572 Dual/LMC6574 Quad Low Voltage (2.7V and 3V) Operational Amplifier
December 1996
General Description
Low voltage operation and low power dissipation make the
LMC6574/2 ideal for battery-powered systems.
3V amplifier performance is backed by 2.7V guarantees to
ensure operation throughout battery lifetime. These guarantees also enable analog circuits to operate from the same
3.3V supply used for digital logic.
Battery life is maximized because each amplifier dissipates
only micro-watts of power.
The LMC6574/2 does not sacrifice functionality for low volt-
age operation. The LMC6574/2 generates 120 dB of
open-loop gain just like a conventional amplifier, but the
LMC6574/2 can do this from a 2.7V supply.
These amplifiers are designed with features that optimize
low voltage operation. The output voltage swings rail-to-rail
to maximize signal-to-noise ratio and dynamic signal range.
The common-mode input voltage range extends from
800 mV below the positive supply to 100 mV below ground.
This device is built with National’s advanced Double-Poly
Silicon-Gate CMOS process.
LMC6572 is also available in MSOP package which is almost half the size of a SO-8 device.
Connection Diagrams
8-Pin DIP/SO/MSOP
Features
(Typical unless otherwise noted)
n Guaranteed 2.7V and 3V Performance
n Rail-to-Rail Output Swing (within 5 mV of supply rail,
100 kΩ load)
n Ultra-Low Supply Current: 40 µA/Amplifier
n Low Cost
n Ultra-Low Input Current: 20 fA
n High Voltage Gain
n Specified for 100 kΩ and 5 kΩ loads
n Available in MSOP Package
=
@
V
S
2.7V, R
=
100 kΩ: 120 dB
L
Applications
n Transducer Amplifier
n Portable or Remote Equipment
n Battery-Operated Instruments
n Data Acquisition Systems
n Medical Instrumentation
n Improved Replacement for TLV2322 and TLV2324
14-Pin DIP/SO
DS011934-1
Order Number LMC6572AIN, LMC6572BIN,
LMC6572AIM, LMC6572BIM or LMC6572BIMM
See NS Package Number N08E, M08A or MUA08A
Order Number LMC6574AIN, LMC6574BIN,
LMC6574AIM or LMC6574BIM
See NS Package Number N14A or M14A
© 1999 National Semiconductor Corporation DS011934 www.national.com
DS011934-2

Ordering Information
Package Temperature Range NSC Drawing Transport
Industrial, −40˚C to +85˚C Media
8-Pin Molded DIP LMC6572AIN, LMC6572BIN N08E Rail
8-Pin Small Outline LMC6572AIM, LMC6572BIM M08A Rail
LMC6572AIMX, LMC6572BIMX Tape and Reel
8-Pin Mini SO LMC6572BIMM MUA08A Rail
LMC6572BIMMX Tape and Reel
14-Pin Molded DIP LMC6574AIN, LMC6574BIN N14A Rail
14-Pin Small Outline LMC6574AIM, LMC6574BIM M14A Rail
LMC6574AIMX, LMC6574BIMX Tape and Reel
www.national.com 2

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
ESD Tolerance (Note 2) 2000V
Differential Input Voltage
Voltage at Input/Output Pin (V
+−V−
Supply Voltage (V
) 12V
Current at Input Pin
Current at Output Pin (Note 3)
Current at Power Supply Pin 35 mA
Lead Temperature
(Soldering, 10 Seconds) 260˚C
Storage Temperature Range −65˚C to +150˚C
±
Supply Voltage
+
) +0.3V,
−
) −0.3V
(V
±
±
10 mA
5mA
Junction Temperature (Note 4) 150˚C
Operating Ratings (Note 1)
Supply Voltage 2.7V ≤ V
Junction Temperature Range
LMC6572AI, LMC6572BI −40˚C ≤ T
LMC6574AI, LMC6574BI −40˚C ≤ T
Thermal Resistance (θ
)
JA
N Package, 8-Pin Molded DIP 115˚C/W
M Package, 8-Pin Surface Mount 193˚C/W
MSOP Package, 8-Pin Mini SO 217˚C/W
N Package, 14-Pin Molded DIP 81˚C/W
M Package, 14-Pin Surface Mount 126˚C/W
+
≤ 11V
≤ +85˚C
J
≤ +85˚C
J
2.7V DC Electrical Characteristics
Unless otherwise specified, all limits guaranteed for T
face limits apply at the temperature extremes.
Symbol Parameter Conditions Typ
+
V
OS
TCV
Input Offset Voltage V
Input Offset Voltage 1.5 µV/˚C
OS
=
2.7V and 3V 0.5 3 7 mV
=
J
25˚C. V
+
=
2.7V, V
−
=
(Note 5)
Average Drift
I
B
I
OS
R
C
Input Current 0.02 pA
Input Offset Current 0.01 pA
Input Resistance
IN
Common-Mode 3 pF
IN
>
Input Capacitance
CMRR Common Mode 0V ≤ V
Rejection Ratio V
+PSRR Positive Power Supply 2.7V ≤ V
Rejection Ratio V
−PSRR Negative Power Supply −2.7V ≤ V
Rejection Ratio V
V
Input Common-Mode V
CM
≤ 3.5V 75 63 60 dB
CM
+
=
5V 60 57 Min
+
≤ 5V, 75 67 60 dB
−
=
0V 65 58 Min
−
+
+
≤ −5V, 83 75 67 dB
=
0V 73 65 Min
=
2.7V and 3V −0.1 −0.05 −0.05 V
Voltage Range for CMRR ≥ 50 dB 00Max
+
V
− 0.8 V+− 1.0 V+− 1.0 V
A
Large Signal R
V
=
100 kΩ Sourcing 1000 V/mV
L
Voltage Gain (Note 7)
Sinking 500 V/mV
0V, V
=
/2 and R
V
CM
V
O
>
1MΩ. Bold-
L
+
=
LMC6574AI LMC6574BI Units
LMC6572AI LMC6572BI
Limit Limit
(Note 6) (Note 6)
3.5 7.5 Max
10 10 Max
66Max
1 Tera Ω
+
V
− 1.3 V+− 1.3 Min
www.national.com3

2.7V DC Electrical Characteristics (Continued)
Unless otherwise specified, all limits guaranteed for T
face limits apply at the temperature extremes.
=
J
25˚C. V
+
=
Symbol Parameter Conditions Typ
+
V
I
SC
Output Swing V
O
Output Short Sourcing, V
=
2.7V 2.695 2.68 2.65 V
=
R
100 kΩ to V
L
+
=
V
2.7V 2.66 2.55 2.45 V
=
R
5kΩto V
L
+
=
V
3V 2.995 2.98 2.95 V
=
R
100 kΩ to V
L
+
=
V
3V 2.96 2.85 2.75 V
=
R
5kΩto V
L
+
/2 2.66 2.62 Min
+
/2 2.45 2.35 Min
+
/2 2.96 2.93 Min
+
/2 2.75 2.65 Min
=
0V 6.0 4.0 3.0 mA
O
Circuit Current 3.0 2.0 Min
=
+2.7V, V
=
2.7V 4.0 3.0 2.5 mA
O
+
=
/2 280 280 Max
V
O
Sinking, V
I
S
Supply Current Quad Package 160 240 240 µA
+
V
Quad Package 160 240 240 µA
+
=
V
+3V, V
+
=
/2 280 280 Max
V
O
Dual Package 80 120 120 µA
V
+
=
+2.7V, V
+
=
/2 140 140 Max
V
O
Dual Package 80 120 120 µA
+
=
V
+3V, V
+
=
/2 140 140 Max
V
O
−
=
2.7V, V
(Note 5)
0.005 0.03 0.06 V
0.04 0.15 0.25 V
0.005 0.03 0.06 V
0.04 0.15 0.25 V
+
=
=
0V, V
CM
/2 and R
V
V
O
LMC6574AI LMC6574BI Units
LMC6572AI LMC6572BI
Limit Limit
(Note 6) (Note 6)
0.05 0.09 Max
0.25 0.35 Max
0.05 0.09 Max
0.25 0.35 Max
2.0 1.5 Min
>
1MΩ. Bold-
L
2.7V AC Electrical Characteristics
Unless otherwise specified, all limits guaranteed for T
face limits apply at the temperature extremes.
J
=
25˚C, V
+
=
2.7V, V
Symbol Parameter Conditions Typ
+
=
SR Slew Rate V
2.7V and 3V 90 30 30 V/ms
(Note 8) 10 10 Min
+
GBW Gain-Bandwidth Product V
φ
m
G
m
Phase Margin 60 Deg
Gain Margin 12 dB
=
3V 0.22 MHz
Amp-to-Amp Isolation (Note 9) 120 dB
e
n
i
n
www.national.com 4
Input-Referred F=1 kHz 45 nV/√Hz
Voltage Noise V
=
1V
CM
Input-Referred F=1 kHz 0.002 pA/√Hz
−
=
0V, V
(Note 5)
+
=
=
/2 and R
V
CM
V
O
>
1MΩ.Bold-
L
LMC6574AI LMC6574BI Units
LMC6572AI LMC6572BI
Limit Limit
(Note 6) (Note 6)