NSC JM38510-00205BD, JM38510-00205BC Datasheet
TL/F/6526
5474/DM5474/DM7474 Dual Positive-Edge-Triggered D Flip-Flops
with Preset, Clear and Complementary Outputs
June 1989
5474/DM5474/DM7474
Dual Positive-Edge-Triggered D Flip-Flops
with Preset, Clear and Complementary Outputs
General Description
This device contains two independent positive-edge-triggered D flip-flops with complementary outputs. The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse. The triggering occurs at a
voltage level and is not directly related to the transition time
of the rising edge of the clock. The data on the D input may
be changed while the clock is low or high without affecting
the outputs as long as the data setup and hold times are not
violated. A low logic level on the preset or clear inputs will
set or reset the outputs regardless of the logic levels of the
other inputs.
Features
Y
Alternate Military/Aerospace device (5474) is available.
Contact a National Semiconductor Sales Office/Distributor for specifications.
Connection Diagram
Dual-In-Line Package
TL/F/6526– 1
Order Number 5474DMQB, 5474FMQB, DM5474J, DM5474W, DM7474M or DM7474N
See NS Package Number J14A, M14A, N14A or W14B
Function Table
Inputs Outputs
PR CLR CLK D Q Q
LH XXHL
HL XXLH
LL XXH*H*
HH
u
HH L
HH
u
LL H
HH LXQ
0
Q
0
H
e
High Logic Level
X
e
Either Low or High Logic Level
L
e
Low Logic Level
u
e
Positive-going transition of the clock.
*
e
This configuration is nonstable; that is, it will not persist when either the preset and/or clear
inputs return to their inactive (high) level.
Q
0
e
The output logic level of Q before the indicated input conditions were established.
C
1995 National Semiconductor Corporation RRD-B30M105/Printed in U. S. A.
Absolute Maximum Ratings (Note)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage 7V
Input Voltage 5.5V
Operating Free Air Temperature Range
DM54 and 54
b
55§Ctoa125§C
DM74 0
§
Ctoa70§C
Storage Temperature Range
b
65§Ctoa150§C
Note:
The ‘‘Absolute Maximum Ratings’’ are those values
beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The
parametric values defined in the ‘‘Electrical Characteristics’’
table are not guaranteed at the absolute maximum ratings.
The ‘‘Recommended Operating Conditions’’ table will define
the conditions for actual device operation.
Recommended Operating Conditions
Symbol Parameter
DM5474 DM7474
Units
Min Nom Max Min Nom Max
V
CC
Supply Voltage 4.5 5 5.5 4.75 5 5.25 V
V
IH
High Level Input Voltage 2 2 V
V
IL
Low Level Input Voltage 0.8 0.8 V
I
OH
High Level Output Current
b
0.4
b
0.4 mA
I
OL
Low Level Output Current 16 16 mA
f
CLK
Clock Frequency (Note 2) 0 15 0 15 MHz
t
W
Pulse Width Clock High 30 30
(Note 2)
Clock Low 37 37
ns
Clear Low 30 30
Preset Low 30 30
t
SU
Input Setup Time (Notes1&2) 20
u
20
u
ns
t
H
Input Hold Time (Notes1&2) 5
u
5
u
ns
T
A
Free Air Operating Temperature
b
55 125 0 70
§
C
Note 1: The symbol (u) indicates the rising edge of the clock pulse is used for reference.
Note 2: T
A
e
25§C and V
CC
e
5V.
Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)
Symbol Parameter Conditions Min
Typ
Max Units
(Note 3)
V
I
Input Clamp Voltage V
CC
e
Min, I
I
eb
12 mA
b
1.5 V
V
OH
High Level Output V
CC
e
Min, I
OH
e
Max
2.4 3.4 V
Voltage V
IL
e
Max, V
IH
e
Min
V
OL
Low Level Output V
CC
e
Min, I
OL
e
Max
0.2 0.4 V
Voltage V
IH
e
Min, V
IL
e
Max
I
I
Input Current@Max V
CC
e
Max, V
I
e
5.5V
1mA
Input Voltage
I
IH
High Level Input V
CC
e
Max D 40
Current V
I
e
2.4V
Clock 80
mA
Clear 120
Preset 40
I
IL
Low Level Input V
CC
e
Max D
b
1.6
Current V
I
e
0.4V
Clock
b
3.2
mA
(Note 6)
Clear
b
3.2
Preset
b
1.6
I
OS
Short Circuit V
CC
e
Max DM54
b
20
b
55
mA
Output Current (Note 4)
DM74
b
18
b
55
I
CC
Supply Current V
CC
e
Max (Note 5) 17 30 mA
Note 3: All typicals are at V
CC
e
5V, T
A
e
25§C.
Note 4: Not more than one output should be shorted at a time.
Note 5: With all outputs open, I
CC
is measured with the Q and Q outputs high in turn. At the time of measurement the clock is grounded.
Note 6: Clear is tested with preset high and preset is tested with clear high.
2
Loading...