NSC 54ACTQ574LMQB, 54ACTQ574FMQB, 54ACTQ574DMQB Datasheet
54ACTQ574
Quiet Series Octal D Flip-Flop with TRI-STATE
®
Outputs
54ACTQ574 Quiet Series Octal D Flip-Flop with TRI-STATE Outputs
August 1998
General Description
The ACTQ574 is a high-speed, low-power octal D-type
flip-flop with a buffered Common Clock (CP) and a buffered
common Output Enable (OE). The information presented to
the D inputs is stored in the flip-flops on the LOW-to-HIGH
clock (CP) transition.
ACTQ574 utilizes Quiet Series technology to guarantee
quiet output switching and improve dynamic threshold performance. FACTQuiet Series
™
features GTO™output control and undershoot corrector in addition to a split ground bus
for superior performance.
The ACTQ574 is functionally identical to the ’ACTQ374 but
with different pin-out.
Logic Diagrams
DS100243-1
Features
n ICCand IOZreduced by 50
n Guaranteed simultaneous switching noise level and
dynamic threshold performance
n Inputs and outputs on opposite sides of the package
allowing easy interface with microprocessors
n Functionally identical to the ACTQ374
n TRI-STATE outputs drive bus lines or buffer memory
address registers
n Outputs source/sink 24 mA
n Faster prop delays than the standard ACT574
n 4 kV minimum ESD immunity
%
IEEE/IEC
DS100243-2
Pin Names Description
D
0–D7
Data Inputs
CP Clock Pulse Input
OE
O
0–O7
GTO™is a trademark of National Semiconductor Corporation.
®
TRI-STATE
is a registered trademark of National Semiconductor Corporation.
®
FACT
is a registered trademark of Fairchild Semiconductor Corporation.
FACT Quiet Series
© 1998 National Semiconductor Corporation DS100243 www.national.com
™
is a trademark of Fairchild Semiconductor Corporation.
TRI-STATE Output Enable Input
TRI-STATE Outputs
Connection Diagrams Functional Description
Pin Assignment
for DIP and Flatpak
TheACTQ574 consists of eight edge-triggered flip-flops with
individual D-type inputs and TRI-STATE true outputs. The
buffered clock and buffered Output Enable are common to all
flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the
Output Enable (OE) LOW, the contents of the eight flip-flops
are available at the outputs. When OE is HIGH, the outputs
go to the high impedance state. Operation of the OE input
does not affect the state of the flip-flops.
Function Table
Inputs Internal Outputs Function
DS100243-3
CP D Q O
H H L NC Z Hold
N
OE
H H H NC Z Hold
Pin Assignment for LCC
H
H
L
L
L L Z Load
N
H H Z Load
N
L L L Data Available
N
H H H Data Available
N
L H L NC NC No Change in
L H H NC NC No Change in
H=HIGH Voltage Level
L=LOW Voltage Level
X=Immaterial
DS100243-4
Z=High Impedance
=
N
LOW-to-HIGH Transition
NC=No Change
Logic Diagram
Data
Data
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.national.com 2
DS100243-5
Absolute Maximum Ratings (Note 2)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Supply Voltage (V
DC Input Diode Current (I
=
−0.5V −20 mA
V
I
=
V
V
I
CC
DC Input Voltage (V
DC Output Diode Current (I
=
−0.5V −20 mA
V
O
=
V
V
O
CC
DC Output Voltage (V
DC Output Source
or Sink Current (I
or Ground Current
DC V
CC
per Output Pin (I
Storage Temperature (T
DC Latch-Up Source or
Sink Current
Junction Temperature (T
) −0.5V to +7.0V
CC
)
IK
+ 0.5V +20 mA
) −0.5V to VCC+ 0.5V
I
)
OK
+ 0.5V +20 mA
) −0.5V to VCC+ 0.5V
O
)
O
or I
CC
)
GND
) −65˚C to +150˚C
STG
)
J
±
50 mA
±
50 mA
±
300 mA
CDIP 175˚C
Recommended Operating
Conditions
Supply Voltage (VCC)
’ACTQ 4.5V to 5.5V
Input Voltage (V
Output Voltage (VO) 0VtoV
Operating Temperature (TA)
54ACTQ −55˚C to +125˚C
Minimum Input Edge Rate ∆V/∆t
’ACTQ Devices
from 0.8V to 2.0V
V
IN
@
V
CC
Note 1: All commercial packaging is not recommended for applications requiring greater than 2000 temperature cycles from −40˚C to +125˚C.
Note 2: Absolute maximum ratings are those values beyond which damage
to the device may occur. The databook specifications should be met, without
exception, to ensure that the system design is reliable over its power supply,
temperature, and output/input loading variables. National does not recommend operation of FACT
) 0VtoV
I
4.5V, 5.5V 125 mV/ns
™
DC Electrical Characteristics for ’ACTQ Family Devices
54ACTQ
Symbol Parameter V
V
IH
Minimum High Level 4.5 2.0 V V
Input Voltage 5.5 2.0 or V
V
IL
Maximum Low Level 4.5 0.8 V V
Input Voltage 5.5 0.8 or V
V
OH
Minimum High Level 4.5 4.4 V I
Output Voltage 5.5 5.4
V
OL
Maximum Low Level 4.5 0.1 V I
Output Voltage 5.5 0.1
I
IN
I
OZ
Maximum Input Leakage Current 5.5
Maximum TRI-STATE 5.5
Leakage Current V
I
CCT
I
OLD
Maximum ICC/Input 5.5 1.6 mA V
(Note 4) 5.5 50 mA V
Minimum Dynamic
I
I
OHD
CC
Output Current 5.5 −50 mA V
Maximum Quiescent 5.5 80.0 µA V
Supply Current or GND (Note 5)
CC
(V) −55˚C to +125˚C
Guaranteed Limits
4.5 3.70 V I
5.5 4.70 I
4.5 0.50 V I
5.5 0.50 I
=
T
A
±
1.0 µA V
±
5.0 µA V
circuits outside databook specifications.
Units Conditions
=
0.1V
OUT
− 0.1V
CC
=
0.1V
OUT
− 0.1V
CC
=
−50 µA
OUT
(Note 3)
=
V
OH
OH
OUT
IN
V
=
−24 mA
=
−24 mA
=
or V
IL
50 µA
(Note 3)
=
V
OL
OL
IN
I
I
O
I
OLD
OHD
IN
=
=
=
=
=
V
V
=
V
=
V
24 mA
24 mA
CC
IL,VIH
V
CC
CC
=
=
V
or V
IL
, GND
, GND
− 2.1V
1.65V Max
3.85V Min
CC
CC
CC
IH
IH
3 www.national.com
Loading...