NSC 5962-9230601VYA, 5962-9230601VXA, 5962-9230601MYA, 5962-9230601MXA, 100336MW8 Datasheet
100336
Low Power 4-Stage Counter/Shift Register
General Description
The 100336 operates as either a modulo-16 up/down
counter or as a 4-bit bidirectional shift register. Three Select
(S
n
) inputsdetermine the mode of operation, as shown in the
Function Select table. Two Count Enable (CEP, CET) inputs
are provided for ease of cascading in multistage counters.
One Count Enable (CET) input also doubles as a Serial Data
(D0) input for shift-up operation. For shift-down operation, D
3
is the Serial Data input. In counting operations the Terminal
Count (TC) output goes LOW when the counter reaches 15
in the count/up mode or 0 (zero) in the count/down mode. In
the shift modes, the TC output repeats the Q
3
output. The
dual nature of this TC/Q3output and the D0/CET input
means that one interconnection from one stage to the next
higher stage serves as the link for multistage counting or
shift-up operation. The individual Preset (P
n
) inputs are used
to enter data in parallel or to preset the counter in programmable counter applications.AHIGH signal on the Master Reset (MR) input overrides all other inputs and asynchronously
clears the flip-flops. In addition, a synchronous clear is provided, as well as a complement function which synchronously inverts the contents of the flip-flops. All inputs have 50
kΩ pull-down resistors.
Features
n 40%power reduction of the 100136
n 2000V ESD protection
n Pin/function compatible with 100136
n Voltage compensated operating range=−4.2V to −5.7V
n Standard Microcircuit Drawing
(SMD) 5962-9230601
Logic Symbol
Pin
Names
Description
CP Clock Pulse Input
CEP
Count Enable Parallel Input (Active LOW)
D
0
/CET Serial Data Input/Count Enable
Trickle Input (Active LOW)
S
0–S2
Select Inputs
MR Master Reset Input
P
0–P3
Preset Inputs
D
3
Serial Data Input
TC
Terminal Count Output
Q
0–Q3
Data Outputs
Q
0–Q3
Complementary Data Outputs
DS100307-1
August 1998
100336 Low Power 4-Stage Counter/Shift Register
© 1998 National Semiconductor Corporation DS100307 www.national.com
Connection Diagrams
24-Pin DIP
DS100307-2
24-Pin Quad Cerpak
DS100307-3
www.national.com 2
Logic Diagram
DS100307-5
3 www.national.com
Function Select Table
S
2
S
1
S
0
Function
L L L Parallel Load
L L H Complement
L H L Shift Left
L H H Shift Right
H L L Count Down
H L H Clear
H H L Count Up
H H H Hold
Truth Table
Q
0
=
LSB
Inputs Outputs
MR S
2S1S0
CEP D0/CET D3CP Q3Q2Q1Q
0
TC Mode
LLLLX X X
N
P3P2P1P0L Preset (Parallel Load)
LLLHX X X
N
Q3Q2Q1Q0L Invert
LLHL X X X
N
D3Q3Q2Q1D3Shift to LSB
LLHHX X X
N
Q2Q1Q0D0Q3(Note 1) Shift to MSB
LHLL L L X
N
(Q
0–3
) minus 1 1 Count Down
LHLL H L XXQ
3Q2Q1Q0
1 Count Down with CEP not active
LHLL X H XXQ3Q2Q1Q0H Count Down with CET not active
LHLHX X X
N
LLLL H Clear
LHHL L L X
N
(Q
0–3
) plus 1 2 Count Up
LHHLH L XXQ
3Q2Q1Q0
2 Count Up with CEP not active
LHHLX H XXQ3Q2Q1Q0H Count Up with CET not active
LHHH X X XXQ3Q2Q1Q0H Hold
HLLLX X XXLLLL L
HLLHX X XXLLLL L
HLHL X X XXLLLL L
HLHHX X XXLLLL L Asynchronous
HHLLX L XXLLLL L Master Reset
HHLLX H XXLLLL H
HHLHX X XXLLLL H
HHHL X X XXLLLL H
HHHH X X XXLLLL H
1=LifQ0–Q
3
=
LLLL
HifQ
0–Q3
≠
LLLL
2=LifQ
0–Q3
=
HHHH
HifQ
0–Q3
≠
HHHH
H=HIGH Voltage Level
L=LOW Voltage Level
X=Don’t Care
N
=
LOW-to-HIGH Transition
Note 1: Before the clock, TC is Q
3
After the clock, TC is Q
2
www.national.com 4
Absolute Maximum Ratings (Note 2)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Storage Temperature (T
STG
) −65˚C to +150˚C
Maximum Junction Temperature (T
J
)
Ceramic +175˚C
V
EE
Pin Potential to Ground Pin −7.0V to +0.5V
Input Voltage (DC) V
EE
to +0.5V
Output Current (DC Output HIGH) −50 mA
ESD (Note 3) ≥2000V
Recommended Operating
Conditions
Case Temperature (TC)
Military −55˚C to +125˚C
Supply Voltage (V
EE
) −5.7V to −4.2V
Note 2: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation
under these conditions is not implied.
Note 3: ESD testing conforms to MIL-STD-883, Method 3015.
Military Version
DC Electrical Characteristics
V
EE
=
−4.2V to −5.7V, V
CC
=
V
CCA
=
GND, T
C
=
−55˚C to +125˚C
Symbol Parameter Min Max Units T
C
Conditions Notes
V
OH
Output HIGH Voltage −1025 −870 mV 0˚C to
+125˚C V
IN
=
V
IH (Max)
Loading with
−1085 −870 mV −55˚C or V
IL (Min)
50Ω to −2.0V (Notes 4, 5, 6)
V
OL
Output LOW Voltage −1830 −1620 mV 0˚C to
+125˚C
−1830 −1555 mV −55˚C
V
OHC
Output HIGH Voltage −1035 mV 0˚C to
+125˚C V
IN
=
V
IH (Min)
Loading with
−1085 mV −55˚C or V
IL (Max)
50Ω to −2.0V (Notes 4, 5, 6)
V
OLC
Output LOW Voltage −1610 mV 0˚C to
+125˚C
−1555 mV −55˚C
V
IH
Input HIGH Voltage −1165 −870 mV −55˚C to Guaranteed HIGH Signal (Notes 4, 5, 6, 7)
+125˚C for All Inputs
V
IL
Input LOW Voltage −1830 −1475 mV −55˚C to Guaranteed LOW Signal (Notes 4, 5, 6, 7)
+125˚C for All Inputs
I
IL
Input LOW Current 0.50 µA −55˚C to V
EE
=
−4.2V (Notes 4, 5, 6)
+125˚C V
IN
=
V
IL (Min)
I
IH
Input HIGH Current 240 µA 0˚C to V
EE
=
−5.7V
+125˚C V
IN
=
V
IH(Max)
(Notes 4, 5, 6)
340 µA −55˚C
I
EE
Power Supply Current −55˚C Inputs Open
−185 −70 mA to V
EE
=
−4.2V to −4.8V (Notes 4, 5, 6)
−195 −70 +125˚C V
EE
=
−4.2V to −5.7V
Note 4: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals −55˚C), then testing immediately
without allowing for the junction temperature to stablize due to heat dissipation after power-up. This provides “cold start” specs which can be considered a worst case
condition at cold temperatures.
Note 5: Screen tested 100%on each device at −55˚C, +25˚C, and +125˚C, Subgroups 1, 2, 3, 7, and 8.
Note 6: Sample tested (Method 5005, Table I) on each manufactured lot at −55˚C, +25˚C, +125˚C, Subgroups A1, 2, 3, 7, and 8.
Note 7: Guaranteed by applying specified input conditon and testing V
OH/VOL
.
5 www.national.com
Loading...