The SM5842AP/APT is a multi-function digital filter
IC, fabricated using NPC’s Molybdenum-gate
CMOS process, for digital audio reproduction equipment. It features 8-times oversampling (interpolation), independent left and right-channel digital
deemphasis, and soft muting functions. It accepts 16,
18, 20 or 24-bit input data, and outputs data in 18,
20, 22 or 24-bit format. It operates using either a
384fs or 256fs system clock at sampling frequencies
up to 48 kHz + 10% (384fs SM5842AP, 384/256fs
SM5842APT).
FEATURES
Functions
L/R 2-channel processing
■
8-times oversampling (interpolation)
■
•≤ ±0.00002 dB passband ripple
•≥ 117 dB stopband attenuation
Digital deemphasis
■
• 32/44.1/48 kHz sampling frequency (fs)
• 2-channel independent ON/OFF control
Soft muting
■
• 2-channel independent ON/OFF control
Input data format
■
• 2s complement, MSB first
- LR alternating, 16/18/20/24-bit serial, trailing data
• ON (dither rounding)/OFF (normal rounding)
control
25-bit internal data length
■
Jitter-free function for correct operation in the
■
presence of jitter between the system clock and
LRCI clock
• ON (jitter-free mode)/OFF (sync mode) control
256fs/384fs system clock selectable
■
• 384fs
- 21.2 MHz maximum frequency (at maximum
fs = 55.2 kHz)
• 256fs
- 13 MHz maximum frequency (at maximum
fs = 50.7 kHz, SM5842AP)
- 14.2 MHz maximum frequency (at maximum
fs = 55.2 kHz, SM5842APT)
■
Crystal oscillator circuit built-in
■
TTL-compatible input/outputs
■
5.0 ± 0.25 V supply
■
Molybdenum-gate CMOS process
■
28-pin plastic DIP
Filter Configuration
■
Linear phase 3-stage FIR interpolation filter
• 169-tap 1st stage (fs to 2fs)
• 29-tap 2nd stage (2fs to 4fs)
• 17-tap 3rd stage (4fs to 8fs)
■
Deemphasis filter
- IIR filter configuration for accurate gain and
phase characteristics
■
26 × 24-bit parallel multiplier/32-bit accumulator
for high precision
■
Overflow limiter built-in
APPLICATIONS
■
CD players
■
DAT players
■
PCM systems
PINOUT
DI / INF2N
BCKI
CKSLN
INF1N
IW1N / DIL
XTI
XTO
VSS
CKO
IW2N / DIR
OW1N
OW2N
SYNCN
RSTN
1
SM5842AP/APT
14
LRCI
28
DG
BCKO
WCKO
DOL
DOR
VDD
DITHN
MUTEL
MUTER
FSEL2
FSEL1
DEMPL
DEMPR
15
NIPPON PRECISION CIRCUITS—1
PACKAGE DIMENSIONS
Unit: mm
28-pin plastic DIP
SM5842AP/APT
13.8 0.2
0° to 15°
15.2
BLOCK DIAGRAM
XTI
XTO
CKO
RSTN
SYNCN
3.8 0.1
CKSLN LRCI
System
Clock
Timing
Controller
37.3 0.3
+
0.3
1.5
0.05
−
2.54
0.45 0.1
DI
/ INF2N
4.5 0.3
BCKI
3.2 0.2
3.2 0.2
7.7 0.5
Input Data Interface
Filter and Attenuation Arithmetic block
IW1N
/ DIL
0.10
0.05
+
−
0.25
IW2N
/ DIR
INF1N
DITHN
DEMPL
DEMPR
FSEL1
FSEL2
MUTEL
MUTER
Deemphasis
Control
Mute Control
BCKO WCKODGDORDOL
V
DDVSS
OW1N
Output Data Interface
OW2N
NIPPON PRECISION CIRCUITS—2
PIN DESCRIPTION
SM5842AP/APT
NumberNameI/O
1DI/INF2NIpData input when INF1N is LOW, and input format select pin 2 when INF1N is HIGH.
2BCKIIpInput bit clock
3CKSLNIpOscillator and system clock select input. 384fs when HIGH, and 256fs when LOW.
4INF1NIp
5IW1N/DILIp
1
Input format select pin 1. INF1N and INF2N select the pin functions below.
INF1NDI/INF2NInput format
LOWLOW
LR alternating, trailing dataDIIW1NIW2N
LOWHIGH
HIGHLOWLR alternating, leading data
HIGHHIGHLR simultaneous, leading data
Input bit length select pin 1 when INF1N is LOW, and left-channel data input when INF1N is HIGH.
IW1N and IW2N select the input data length.
INF1NIW2N/DILIW1N/DIRInput bit length
LOW
HIGH××24 bits
Description
Pin function selection
DI/INF2N IW1N/DIL IW2N/DIR
INF2NDILDIR
LOWLOW24 bits
LOWHIGH20 bits
HIGHLOW18 bits
HIGHHIGH16 bits
6XTIIOscillator input connection
7XTOOOscillator output connection
8VSS–Ground
9CKOOOscillator output clock. Same frequency as XTI.
10IW2N/DIRIp
11OW1NIp
12OW2NIp
13SYNCNIpSync mode select pin. Normal sync mode when LOW, and jitter-free mode when HIGH.
14RSTNIpSystem reset. Reset operation when LOW, and normal operation when HIGH.
15DEMPRIpRight-channel deemphasis control signal. OFF when LOW, and ON when HIGH.
16DEMPRIpLeft-channel deemphasis control signal. OFF when LOW, and ON when HIGH.
17FSEL1Ip
18FSEL2Ip
Input bit length select pin 2 when INF2N is LOW , and right-channel data input when INF2N is HIGH.
IW1N and IW2N select the input data length as shown in the table for pin 5.
19MUTERIpRight-channel mute signal. Muting when HIGH, and normal output when LOW.
20MUTELIpLeft-channel mute signal. Muting when HIGH, and normal output when LOW.
21DITHNIpDither processing control. ON when LOW, and OFF when HIGH.
22VDD–5 V supply
23DORORight-channel data output
24DOLOLeft-channel data output
25WCKOOOutput word clock
26BCKOOOutput bit clock
27DGODeglitched output
28LRCIIpInput data sample rate (fs) clock
1. I = input, Ip = Input with pull-up resistor, O = output
1
Description
NIPPON PRECISION CIRCUITS—4
SM5842AP/APT
SPECIFICATIONS
Absolute Maximum Ratings
V
= 0 V
SS
ParameterSymbolRatingUnit
Supply voltage rangeV
Input voltage rangeV
Storage temperature rangeT
Power dissipationP
Soldering temperatureT
Soldering timet
Recommended Operating Conditions
−
−
−
DD
IN
stg
D
sld
sld
0.3 to 7.0V
0.3 to V
+ 0.3V
DD
40 to 125
550mW
255
10s
°C
°C
V
= 0 V
SS
ParameterSymbolConditionRatingUnit
Supply voltage rangeV
Operating temperature rangeT
DD
SM5842AP
opr
SM5842APT
4.75 to 5.25V
−20 to 80
°C
−20 to 70
DC Electrical Characteristics
V
= 4.75 to 5.25 V, V
DD
ParameterSymbolCondition
Current consumptionI
XTI HIGH-level input voltageV
XTI LOW-level input voltageV
HIGH-level input voltage
LOW-level input voltage
2
2
HIGH-level output voltage
LOW-level output voltage
XTO HIGH-level output voltageV
XTO LOW-level output voltageV
XTI HIGH-level input currentI
XTI LOW-level input currentI
LOW-level input current
Input leakage current