Absolute maximum ratings..............................................................................................................................8–6
Phone modes of operation...............................................................................................................................8–7
Power distribution............................................................................................................................................8–9
User interface..................................................................................................................................................8–15
Display and keyboard backlight...............................................................................................................8–15
ALS interface...............................................................................................................................................8–15
USB IF electrical characteristics......................................................................................................................8–20
FBUS interface electrical characteristics (between RAP and N2300).........................................................8–21
SIM IF connections...........................................................................................................................................8–21
Frequency mappings............................................................................................................................................8–27
Table 15 ALS resistor values................................................................................................................................8–16
Figure 52 System level block diagram..................................................................................................................8–6
Figure 53 Power distribution diagram.................................................................................................................8–9
Figure 57 ALS HW implementation.....................................................................................................................8–16
Figure 58 E-mail LED implementation................................................................................................................8–17
The device is a quad-band GSM mono-block product with full QWERTY keyboard. It is based on Series 60 UI
Style on the Symbian Operating System (SOS) release (version 9.1).
The device has two antennas; Internal antenna for cellular quad band GSM and BT antenna.
Bluetooth module has its own antenna. System calculations assume 15dB antenna isolation between
Bluetooth and cellular GSM antenna.
Architecture overview
The device is a monoblock quadband GSM/EDGE 850/900/1800/1900 handportable phone running on
Symbian series 60 release 3.0.
Product segment is a Smart phone.
The device baseband is single processor architecture based on CeMEnt G3.1S engine (CeBBo1GSM BB + Ritsa
4.5 RF).
The baseband includes following HW-blocks:
Digital baseband is single processor architecture. It consists of RAP, EM ASIC (N2200), EM ASIC (N2300) and
memories as the core. RAP is a GSM EDGE chip with lots of peripheral features. Supported cellular protocols
in RAP are GSM (minimum EDGE class 10, GPRS phase2). In general RAP consists of three separate parts. The
first part is processor subsystem (PSS) that includes both MCU and DSP processors and related functions. The
second part is MCU peripherals that are peripherals mainly controlled by MCU. The third one is DSP peripherals
that are peripherals mainly controlled by DSP. N2200 is an audio ASIC including also energy management
(EM) functions. With second EM ASIC N2300, it covers the analog audio and energy management function.
N2200 is also the device that handles the power-up and power-down routines of the system. During the
times when the digital BB is alive N2200 handles a variety of tasks that can not be accomplished elsewhere
due to voltage requirements, noise etc. N2300 power IC is intended for energy management control, supply
voltage generation and charge control of mobile phone. N2300 has a step down type (buck) programmable
switch mode regulator for digital core supply generation, up (boost) switch mode regulator with current
control for led supply, charge control circuitry with integrated switch, level shifters and regulator for FBUS/
USB-OTG, and digital circuitry including registers. Stacked triple combo memory (RAM, Nor, Nand in one
package) includes 256Mbit DDR SDRAM , 256Mbit NOR Flash and 1Gbit Mux-One Nand.
Absolute maximum ratings
SignalMinNomMax
Uni
t
Notes
Battery voltage (idle)-0.35.2VBattery voltage maximum value is
Battery voltage (Call)+3.2+4.8VBattery voltage maximum value is
Charger input voltage-0.3+16V
Uni
t
specified during charging is active
Notes
Phone modes of operation
ModeDescription
NO_SUPPLY(dead) mode means that the main battery is not present or its voltage is too low (below
N2200 master reset threshold) and that the back-up battery voltage is too low.
BACK_UPThe main battery is not present or its voltage is too low but back-up battery voltage is
adequate and the 32 kHz oscillator is running (RTC is on).
PWR_OFFIn this mode (warm), the main battery is present and its voltage is over N2200 master
reset threshold. All regulators are disabled, PurX is on low state, the RTC is on and the
oscillator is on. PWR_OFF (cold) mode is almost the same as PWR_OFF (warm), but the
RTC and the oscillator are off.
RESETRESET mode is a synonym for start-up sequence. In this mode certain regulators are
enabled and after they and RFClk have stabilized, the system reset (PurX) is released
and PWR_ON mode entered. RESET mode uses 32 kHz clock to count the REST mode
delay (typically 16 ms).
DEEP SLEEPDeep sleep mode is entered only from Pwr_on mode with the aid of sw when the
system's activity is low. At deep sleep, VCTCXO is powering off. System is running with
the sleep clock. Regulators are in sleep mode.
The master reset threshold controls the internal reset of N2200 / (N2300). If battery voltage is above VMSTR,
N2300’s charging control logic is alive. Also, RTC is active and supplied from the main battery. Above VMSTR,
N2300 allows the system to be powered on although this may not succeed due to voltage drops during start
up. SW can also consider battery voltage too low for operation and power down the system.
(falling)2.6V (typ.)
SW cutoff
limit~3.2V
Power key
The system boots up when power key is pressed (adequate battery voltage, VBAT, present).
Power down can be initiated by pressing the power key again (the system is powered down with the aid of
SW).
Operation modes
There are four different power up possibilities to switch power on:
• Power key is pressed
• Charger is connected
• A pulse is supplied to MBUS line (Clk)
• Internal power up with Real Time Clock alarm.
Power is not switched on by supplying battery voltage as in DCT4 generations
It should be noted that system behavior depends on the type of device the engine is in. The difference is
mainly in the power key concept, basically:
• The power key controls the system power ON/OFF
• The system boots up always when not empty battery is connected. The power key controls only the CMT
functionality. PDA functions are always available
• To the EM ASIC's functionality there is no difference how the power key is connected (the power up and
down signaling and timings are the same)
Power up procedure starts when the user presses power key (option 1) or when (not empty) battery is
attached (option 2). In addition, some other triggers may start the system.
Controlled powering off is done with the aid of SW when the user requests it or when the battery voltage is
falling too low. Uncontrolled powering off happens for example when battery is suddenly removed.
Clocking scheme
The main system clock is a small signal sine wave created in the RF-section of the engine with Voltage
Controlled, Temperature Compensated, crystal oscillator (VCTCXO). The delivered frequency is 38.4MHz . RAP
has its own sleep mode in which use low accuracy, low frequency sleep clock instead of RF clock. In deep
sleep, ASIC is sleep mode and therefore VCTCXO can be switched off (VCTCXO is a significant power consumer).
In deep sleep also the core voltage is decreased.
Bluetooth
The device uses BTH Perf2.3 solution. The Bluetooth is V 2.0 + EDR. The Bluetooth module is implemented by
using CSR’s BC4-ROM. BlueCore-4 ROM is a single chip radio and baseband IC for Bluetooth 2.4 GHz systems.
In BB5.0 ,BT interface has been designed so that it allows attaching BT modules from different vendors. The
interface consists of UART interface and PCM interface for audio.
IrDA specifies a reliable, fully digital peer-to-peer data link between IrDA units at data rates from 9600 bits/
s to 115 kbit/s. The link is based on the serial transmission of data as pulses of infra red light at the wave
length of 870nm and angles of +-15degrees at the range 0 - 50 to 100 cm. The transmission is not
omnidirectional but focused and only reaches a peer at a limited line-of-sight distance from the transmitter
thus not disturbing any other units in the neighbourhood.
IR communication is half-duplex e.g. the IR receiver sees its own transmission, and the IR interface is either
transmitting or receiving, but not both at once.
USB
USB (Universal Serial Bus) provides a wired connectivity between a USB host PC and peripheral devices.
USB is a differential serial bus for USB devices. USB controller supports USB specification revision 2.0 with full
speed USB (12 Mbps). The device is connected to the USB host through the system connector. The USB bus is
hot plugged capable, which means that USB devices may be plugged in/out at any time.
SIM card
The device SIM interface supports both1.8V and 3V technology smart cards.
The power is not allowed to be supplied to cards until the power contacts to battery are properly connected.
RF-BB interface
In BB-RF interface there are 19 signal pins between RAP and cellular RF.
Between EM (N2200) and cellular RF there are 8 pins + VBAT. RF is controlled directly by RAP and N2200. Digital
control signals, such as RFBus and reset signals, are taken from RAP and analog control signals, such as AFC
and TxC, are taken from EM ASIC (N2200).
RFBUS is similar control bus than CBUS and DBUS, but it is only used as controlling interface between RF and
BaseBand (RAP). RAP controls AFC and TxC signals via TxCData bus and RF regulator control is done via CBUS.
Analog Rx and Tx signals are connected to/from RAP that includes RF converters for this purpose. The TxC
serial bus interface is a one-way bus, which is used to transfer data from RAP3G to the N2200 ASIC TXC DACs.
These DACs are used to control the RF power amplifiers. The TXC bus includes TxCCtrl pin, which is used to
select the EM ASIC (N2200) DAC, the data is written to. In case the TxCCtrl is in low state, the data is written
to the DAC1 and in case the TxCCtrl is in high state, the data is written to DAC2.
The TxC bus clock frequency is programmable but the frequency to be used in CeBBo1 is 19.2 MHz and for
RFBUS the frequency used is 9.6 MHz.
FBUS
USB and FBUS have multiplexed interface between EM ASIC (2300) and RAP.
ACI interface
The ACI (Accessory Control Interface) is a point-to-point, bi-directional, single line serial bus.
It has two main features: the insertion and removal detection of an accessory device and acting as a data
bus between phone and accessory, intended for control purposes. A third function of ACI is to identify and
authenticate the accessory.
The device has one SIM (Subscriber Identification Module) interface. It is only accessible if battery is removed.
The SIM interface consists of an internal interface between RAP and EM ASIC (N2200), and of an external
interface between N2200 and SIM contacts.
The EM ASIC SIM1 interface supports both 1.8 V and 3.0 V SIM cards. The SIM interface voltage is first 1.8 V
when the SIM card is inserted, and if the card does not response to the ATR a 3 V interface voltage is used.
MiniSD interface
In the RAP the MMC/SD interface is multiplexed with NAND Flash and SIM2 interfaces.
1VBAT->EM ASIC N2200VBATBattery voltage
2BSI->EM ASIC N2200BSIBattery size
indication
(fixed resistor
inside the
battery pack)
3GNDGNDGround
Battery temperature is estimated by measuring separate battery temperature NTC via the BTEMP line, which
is located on the transceiver PWB.
For service purposes, the device SW can be forced into local mode by using pull down resistors connected to
the BSI line.
User interface
Display interface
The device supports Oxford QVGA 2.8” TFT display with 320 x 240 resolution and 24bit colors. It uses 8-bit
display interface.
Keyboard
The device uses external COP8 micro controller to handle engine & qwerty keyboard matrix. The
communication between COP8 and RAP is handled by I2C bus.
Display and keyboard backlight
The device has one LED Driver (SMPS) that is used to drive six display LEDs.
Display LEDs are connected in to two three LED series. Current adjustment of the driver is done from the
display LED branch, and keyboard current also depends on the display brightness. In a typical use case,
keyboard LEDs are turned ON only in dark ambient lighting conditions.
The keyboard backlight is made with electroluminance. The device has discrete EL-driver, which provide
backlight for keyboard.
ALS interface
Ambient Light Sensor (ALS) is located in the upper part of the phone. It consists of the following components:
Information on ambient lighting is used to control the backlights of the phone:
• Keypad lighting is switched on only when the environment is dark / dim
• Display backlights are dimmed, when the environment is dark / dim
The ambient light sensor itself is a photo transistor, which is temperature-compensated by an external NTC
resistor. N2200 reads the light sensor (LS) and temperature (LST) results.
ALS calibration is not possible in the service points. ALS is serviced by replacing faulty phototransistors.
In BB5.0, the digital functions of audio are integrated into RAP and analogue functions into EM ASIC N2200.
Audio codec supports 48 kHz and 44.1 kHz sampling rates in addition to 40 kHz, which provides full 20 kHz
Internal microphone is used for HandPortable (HP) and Internal HandsFree (IHF) call modes.
An analogue electret microphone is connected to Retu ASIC’s Mic1P and Mic1N is connected ground near Retu.
The internal earpiece is used in the HandPortable (HP) call mode. A dynamic 7x11 mm earpiece capsule is
connected to N2200 ASIC’s differential outputs EarP and EarN.
Figure 61 Internal earpiece circuitry
Internal speaker
The internal speaker is used in Internal HandsFree (IHF) call mode.
A dynamic 20 mm speaker is connected to N2200 ASIC’s outputs HFSpP and HFSpN.
The IHF amplifier integrated in EM ASIC N2200 is a Digital Pulse Modulated Amplifier (DPMA).
Figure 62 Internal speaker circuitry
Vibra circuitry
Vibra is used for vibra-alarm function.
The vibra motor is connected to the N2200 ASIC VibraP and VibraN Pulse Width Modulated (PWM) outputs.