NLT NL128102AC29-17 Specification

Page 1
Global LCD Panel Exchange Center
TFT COLOR LCD MODULE
www.panelook.com
NL128102AC29-17
48cm (19.0 Type)
SXGA
LVDS interface (2port)
PRELIMINARY DATA SHEET
DOD-PP-1453 (1st edition)
Document Number: DOD-PP-1453 (1st edition) Published date: July 2012 CP(N)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
1
¤ NLT Technologies, Ltd.
2012 All rights reserved.
www.panelook.com
Page 2
Global LCD Panel Exchange Center
The Copyright to this document belongs to NLT Technologies, Ltd. (hereinafter called "NLT"). No part
of this document will be used, reproduced or copied without prior written consent of NLT.
NLT does and will not assume any liability for infringement of patents, copyrights or other intellectual property rights of any third party arising out of or in connection with application of the products described herein except for that directly attributable to mechanisms and workmanship thereof. No license, express or implied, is granted under any patent, copyright or other intellectual property right of NLT.
Some electronic products would fail or malfunction at a certain rate. In spite of every effort to enhance reliability of products by NLT, the possibility of failures and malfunction might not be avoided entirely. To prevent the risks of damage to death, human bodily injury or other property arising out thereof or in connection therewith, each customer is required to take sufficient measures in its safety designs and plans including, but not limited to, redundant system, fire-containment and anti-failure.
www.panelook.com
NL128102AC29-17
INTRODUCTION
The products are classified into three grades: "Standard", "Special", and "Specific".
Each quality grade is designed for applications described below. Any customer who intends to use a product for application other than that of Standard is required to contact an NLT sales representative in advance.
The Standard: Applications as any failure, malfunction or error of the products are free from any damage to death, human bodily injury or other property (Products Safety Issue) and not related the safety of the public (Social Issues), like general electric devices.
Examples: Office equipment, audio and visual equipment, communication equipment, test and
measurement equipment, personal electronic equipment, home electronic appliances, car navigation system (with no vehicle control functions), seat entertainment monitor for vehicles and airplanes, fish finder (except marine radar integrated type), PDA, etc.
The Special: Applications as any failure, malfunction or error of the products might directly cause any damage to death, human bodily injury or other property (Products Safety Issue) and the safety of the public (Social Issues) and required high level reliability by conventional wisdom.
Examples: Vehicle/train/ship control system, traffic signals system, traffic information control system, air
traffic control system, surgery/operation equipment monitor, disaster/crime prevention system, etc.
The Specific: Applications as any failure, malfunction or error of the products might severe cause any damage to death, human bodily injury or other property (Products Safety Issue) and the safety of the public (Social Issues) and developed, designed and manufactured in accordance with the standards or quality assurance program designated by the customer who requires extremely high level reliability and quality. Examples: Aerospace system (except seat entertainment monitor), nuclear control system, life support
system, etc.
The quality grade of this product is the "Standard" unless otherwise specified in this document.
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
2 2 2
www.panelook.com
Page 3
Global LCD Panel Exchange Center
INTRODUCTION ........................................................................................................................................2
1. OUTLINE..................................................................................................................................................4
1.1 STRUCTURE AND PRINCIPLE ........................................................................................................4
1.2 APPLICATION ....................................................................................................................................4
1.3 FEATURES ..........................................................................................................................................4
2. GENERAL SPECIFICATIONS..............................................................................................................5
3. BLOCK DIAGRAM ................................................................................................................................. 6
4. DETAILED SPECIFICATIONS............................................................................................................. 7
4.1 MECHANICAL SPECIFICATIONS ...................................................................................................7
4.2 ABSOLUTE MAXIMUM RATINGS.................................................................................................. 7
4.3 ELECTRICAL CHARACTERISTICS................................................................................................. 8
4.3.1 LCD panel signal processing board ............................................................................................. 8
4.3.2 LED driver board .........................................................................................................................9
4.3.3 LED driver board current wave ...................................................................................................9
4.3.4 Power supply voltage ripple.......................................................................................................10
4.3.5 Fuse............................................................................................................................................ 10
4.4 POWER SUPPLY VOLTAGE SEQUENCE .....................................................................................11
4.4.1 LCD panel signal processing board ...........................................................................................11
4.4.2 LED driver board .......................................................................................................................12
4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS ...................................................... 13
4.5.1 LCD panel signal processing board ...........................................................................................13
4.5.2 LED driver board .......................................................................................................................14
4.5.3 Positions of plug and socket ......................................................................................................14
4.6 LUMINANCE CONTROL................................................................................................................. 15
4.6.1 Luminance control methods.......................................................................................................15
4.6.2 Detail of BRTP timing...............................................................................................................16
4.7 SELECTION OF LVDS DATA INPUT MAP................................................................................... 17
4.7.1 Mode A ......................................................................................................................................17
4.7.2 Mode B ......................................................................................................................................18
4.8 DISPLAY COLORS AND INPUT DATA SIGNALS....................................................................... 19
4.9 DISPLAY POSITION ........................................................................................................................20
4.10 INPUT SIGNAL TIMINGS .............................................................................................................20
4.10.1 Timing characteristics.............................................................................................................. 20
2 Input signal timing chart .......................................................................................................... 21
4.10.
4.11 OPTICS.............................................................................................................................................22
4.11.1 Optical characteristics..............................................................................................................22
4.11.2 Definition of contrast ratio....................................................................................................... 23
4.11.3 Definition of luminance uniformity.........................................................................................23
4.11.4 Definition of response times .................................................................................................... 23
4.11.5 Definition of viewing angles....................................................................................................23
5. ESTIMATED LUMINANCE LIFETIME............................................................................................24
6. RELIABILITY TESTS ..........................................................................................................................25
7. PRECAUTIONS .....................................................................................................................................26
7.1 MEANING OF CAUTION SIGNS ....................................................................................................26
7.2 CAUTIONS ........................................................................................................................................26
7.3 ATTENTIONS....................................................................................................................................26
7.3.1 Handling of the product ............................................................................................................. 26
7.3.2 Environment...............................................................................................................................27
7.3.3 Characteristics............................................................................................................................27
7.3.4 Others......................................................................................................................................... 27
8. OUTLINE DRAWINGS.........................................................................................................................28
8.1 FRONT VIEW....................................................................................................................................28
8.2 REAR VIEW ......................................................................................................................................29
www.panelook.com
NL128102AC29-17
CONTENTS
REVISION HISTORY ...............................................................................................................................30
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
3 3 3
www.panelook.com
Page 4
Global LCD Panel Exchange Center
1. OUTLINE
1.1 STRUCTURE AND PRINCIPLE
Color LCD module NL128102AC29-17 is composed of the amorphous silicon thin film transistor liquid crystal display (a-Si TFT LCD) panel structure with driver LSIs for driving the TFT (Thin Film Transistor) array and a backlight.
The a-Si TFT LCD panel structure is injected liquid crystal material into a narrow gap between the TFT array glass substrate and a color-filter glass substrate.
Color (Red, Green, Blue) data signals from a host system (e.g. signal generator, etc.) are modulated into best form for active matrix system by a signal processing board, and sent to the driver LSIs which drive the individual TFT arrays.
The TFT array as an electro-optical switch regulates the amount of transmitted light from the backlight assembly, when it is controlled by data signals. Color images are created by regulating the amount of transmitted light through the TFT array of red, green and blue dots.
www.panelook.com
NL128102AC29-17
1.2 APPLICATION
x Color monitor system
1.3 FEATURES
x Ultra-wide viewing angle (adoption of IPS Mode panel driving) x Wide color gamut x High luminance x High contrast x LVDS interface x Selectable LVDS data input map x LED backlight type x LED driver Built-in
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
4 4 4
www.panelook.com
Page 5
Global LCD Panel Exchange Center
2. GENERAL SPECIFICATIONS
www.panelook.com
NL128102AC29-17
Display area
Diagonal size of display
Drive system
Display color
Pixel
Pixel arrangement
Dot pitch
Pixel pitch
Module size
Weight
Contrast ratio
Viewing angle
Designed viewing direction
Polarizer surface
Polarizer pencil-hardness
376.32 (H) u 301.056 (V) mm
48cm (19.0 inches)
a-Si TFT active matrix
16,777,216 colors
1,280 (H) u 1,024 (V) pixels
RGB (Red dot, Green dot, Blue dot) vertical stripe
0.098 (H) u 0.294 (V) mm
0.294 (H) u 0.294 (V) mm
396.0 (W) (typ.) u 324.0 (H) (typ.) u TBD (D) (typ.) mm
TBD g (typ.)
(1000):1 (typ.)
t
At the contrast ratio
x Horizontal: Right side 88q (typ.), Left side 88q (typ.) x Vertical: Up side 88q (typ.), Down side 88q (typ.)
x Viewing angle with optimum grayscale (Jล 2.2): Normal axis
Antiglare
(2H) (min.) [by JIS K5600]
10:1
(perpendicular)
Color gamut
Response time
Luminance
Signal system
Power supply voltage
Backlight
Power consumption
At LCD panel center
72% (typ.) [against NTSC color space]
Ton+Toff (10%
25ms (typ.)
At the maximum luminance control
600 cd/m
LVDS 2port (Receiver: THC63LVDF84B, THine Electronics Inc. or equivalent) [8bit digital signals for data of RGB colors, Dot clock (CLK),
Data enable (DE)]
LCD panel signal processing board: 5.0V LED Driver board: 12.0V
LED backlight type (with LED driver Board)
At BL Duty Ratio=100%, Checkered flag pattern
< (30.0)W (typ.) include LED driver board
2
(min.)
mo
90%)
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
5 5 5
www.panelook.com
Page 6
Global LCD Panel Exchange Center
3. BLOCK DIAGRAM
Host LCD module (Product)
www.panelook.com
NL128102AC29-17
DA0+ DA0-
DA1+ DA1-
DA2+ DA2-
CKA+ CKA-
DA3+ DA3-
DB0+ DB0-
DB1+ DB1-
DB2+ DB2-
CKB+ CKB-
DB3+ DB3-
TxSEL
100:
100:
100:
100:
100:
100:
100:
100:
100:
100:
H - driver
LVDS receiver LVDS receiver
3,840 lines
LCD panel
1,024 lines
Controller
V - driver
H: 1,280 u 3 (R, G, B) V: 1,024
Power supply
for gradation
GND
VDD
FG
VDDB
Fuse
Fuse
TBD:
LCD panel signal processing board
DC/DC
Converter
PWSEL
BRTC BRTH
LED driver
LED Backlight
BRTI BRTP
GNDB
Note1
LED driver board
Note2
Note1: Relations between GND (Signal ground), GNDB (LED driver ground) and FG (Frame ground) in
the LCD module are as follow.
GND - FG Connected GND - GNDB NOT connected FG - GNDB NOT connected
Note2: GND, GNDB and FG must be connected to customer equipment’s ground, and it is recommended
that these grounds be connected together in customer equipment.
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
6 6 6
www.panelook.com
Page 7
Global LCD Panel Exchange Center
4. DETAILED SPECIFICATIONS
4.1 MECHANICAL SPECIFICATIONS
Parameter Specification Unit
Module size
Display area
www.panelook.com
396.0 r 0.5 (W) u 324.0 r 0.5 (H) u TBD (D) (typ.)
376.32 (H) u 301.056 (V)
NL128102AC29-17
Note1 Note2
Note1 mm
mm
Weight TBD (typ.)
Note1: Excluding a bulge of the cover for the signal processing board and the LED driver board.
Note2: See "9. OUTLINE DRAWINGS".
4.2 ABSOLUTE MAXIMUM RATINGS
Parameter Symbol Rating Unit Remarks
Power supply
voltage
Input voltage for
signals
Operating temperature
LCD panel signal processing board VDD TBD
LED driver VDDB TBD
Display signals
Note1
Function signals
Note2
Function signal for LED driver
Storage temperature Tst -30 to +80
Front surface TopF -20 to +70
Rear surface TopR -20 to +70
Relative humidity
Note5
Absolute humidity
Note5
Operating altitude -
VD TBD
VF TBD
BRTC TBD
BRTI TBD
BRTP TBD
PWSEL TBD
d 95
RH
AH
d 85
d 55
d 36 d 70
Note6
d 5,100
V
V
qC
qC
qC
%
%
%
%
g/m
m
3
g
Ta = 25qC
-
Note3
Note4
Ta d 40qC
40qC < Ta d 50qC
50qC < Ta d 60qC
60qC < Ta d 70qC
Ta > 70qC
-20qCd Ta d 70qC
Storage altitude -
d 13,600
m
-30qCd Ta d 80qC
Note1: Display signals are DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-,
DB3+/-, CKB+/­Note2: Function signal is TxSEL. Note3: Measured at center of LCD panel surface (including self-heat) Note4: Measured at center of LCD module's rear shield surface (including self-heat) Note5: No condensation Note6: Water amount at Ta= 70°C and RH= 36%
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
7 7 7
www.panelook.com
Page 8
Global LCD Panel Exchange Center
4.3 ELECTRICAL CHARACTERISTICS
4.3.1 LCD panel signal processing board
Parameter Symbol min. typ. max. Unit Remarks
Power supply voltage VDD TBD 5.0 TBD V -
www.panelook.com
NL128102AC29-17
(Ta= 25qC)
Power supply current IDD -
Permissible ripple voltage VRP - - 100 mVp-p for VDD
Differential input threshold voltage
Terminating resistance RT - 100 -
Input voltage for TxSEL signal
Input current for TxSEL signal IFL TBD - TBD
High VTH - - +100 mV
Low VTL -100 - - mV
High VFH Keep this pin open. -
Low VFL - - TBD V
TBD
Note1
TBD
Note2
mA at VDD = 5.0V
at VCM = 1.2V
Note3
:
-
TxSEL
Note4
PA
Note1: Checkered flag pattern [by EIAJ ED-2522] Note2: Pattern for maximum current Note3: Common mode voltage for LVDS receiver Note4: TxSEL is pulled-up in the product. (Pull-up resistance: TBD:)
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
8 8 8
www.panelook.com
Page 9
Global LCD Panel Exchange Center
4.3.2 LED driver board
Parameter Symbol min. typ. max. Unit Remarks
Power supply voltage VDDB TBD 12.0 TBD V -
Power supply current IDDB - TBD TBD
BRTI signal VBI TBD - TBD V
www.panelook.com
NL128102AC29-17
(Ta = 25qC)
VDDB= 12.0V, At the maximum
m$
luminance control
BRTP signal
Input voltage
for signals
Input current
for signals
BRTC signal
PWSEL signal
BRTI signal IBI TBD - TBD
BRTP signal
BRTC signal
PWSEL signal
4.3.3 LED driver board current wave
Rush peak current [TBD] mA
High VBPH TBD - TBD V
Low VBPL TBD - TBD V
High VBCH TBD - TBD V
Low VBCL TBD - TBD V
High VBSH TBD - TBD V
Low VBSL TBD - TBD V
P$
High IBPH - - TBD
Low IBPL TBD - -
High IBCH - - TBD
Low IBCL TBD - -
High IPSH - - TBD
Low IPSL TBD - -
P$
P$
P$
P$
P$
P$
-
0mA
Duty
Luminance control frequency
Duty:At the maximum luminance control 100% to at the minimum luminance control 1%. Luminance control frequency: 255 Hz (typ.)
Note1: Luminance control frequency indicate the input pulse frequency, when select the external
pulse control. See "4.6.2 Detail of BRTP timing".
Note2: The power supply lines (VDDB and GNDB) have large ripple voltage during luminance
control. There is the possibility that the ripple voltage produces acoustic noise and signal wave noise in audio circuit and so on. Put a capacitor (5,000 to 6,000PF) between the power supply lines (VDDB and GNDB) to reduce the noise, if the noise occurred in the circuit.
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
9 9 9
www.panelook.com
Page 10
Global LCD Panel Exchange Center
4.3.4 Power supply voltage ripple
This product works, even if the ripple voltage levels are beyond the permissible values as following
the table, but there might be noise on the display image.
www.panelook.com
NL128102AC29-17
4.3.5 Fuse
Parameter
Power supply voltage
VDD 5.0V
VDDB 12.0V
(Measure at input terminal of power supply)
Ripple voltage Note1
Note1: The permissible ripple voltage includes spike noise. Note2: The load variation influence does not include.
Example of the power supply connection
a) Separate the power supply b) Put in the filter
Power
Power
VDD
VDDB
Fuse
Type Supplier
Power
Rating
d 100
d 200
Filter
Filter
Fusing current
Unit
mVp-p
mVp-p
VDD
VDDB
Remarks
VDD TBD TBD
TBD
VDDB
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
TBD
Note1
Note1: The power supply capacity should be more than the fusing current. If it is less than the fusing
current, the fuse may not blow in a short time, and then nasty smell, smoke and so on may
occur.
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
10 10 10
www.panelook.com
Page 11
Global LCD Panel Exchange Center
4.4 POWER SUPPLY VOLTAGE SEQUENCE
4.4.1 LCD panel signal processing board
www.panelook.com
NL128102AC29-17
1
VDD *
0V
Display signals *2 TxSEL signal Note1
TBD ms < t < TBD ms
ON
TBD V
TBD ms < Tr < TBD ms
0V
VALID period
OFF
TBD V
ON
TBD V TBD V
Toff > TBD ms
TBD ms < t < TBD ms
*1 In terms of voltage variation (voltage drop) while VDD rising edge is below TBD V, a
protection circuit may work, and then this product may not work.
*2 These signals should be measured at the terminal of 100 : resistances.
Note1: Display signals (DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-,
DB3+/-, CKB+/-) and TxSEL signal must be "0" voltage, exclude the VALID period (See above sequence diagram). If these signals are higher than 0.3V, the internal circuit is damaged.
If some of display and function signals of this product are cut while this product is working,
even if the signal input to it once again, it might not work normally. VDD should be cut
when the display and function signals are stopped. Note2: VDD should be TBD V or more while VDD ON period. Note3: The backlight should be turned on within the valid period of display and function signals, in
order to avoid unstable data display.
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
11 11 11
www.panelook.com
Page 12
Global LCD Panel Exchange Center
4.4.2 LED driver board
Voltage
TBD ms < tr
VDDB
TBD V
TBD V
www.panelook.com
d TBD ms
OFF
NL128102AC29-17
ON
TBD V
BRTC
0V
TBD ms < t
TBDms < t
TBDms < t
Note1: The backlight should be turned on within the valid period of LVDS signals, in order to avoid
unstable data display.
Note2: If tr is more than TBD ms, the backlight will be turned off by a protection circuit for LED
driver board.
Note3: When VDDB is 0V or BRTC is Low, PWSEL must be set to Low or Open
Under than TBD V
Time
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
12 12 12
www.panelook.com
Page 13
Global LCD Panel Exchange Center
4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS
4.5.1 LCD panel signal processing board
CN1 socket (LCD module side): FI-X30SSL-HF (Japan Aviation Electronics Industry Limited (JAE)) Adaptable plug: FI-X30C series/ FI-X30H series/ FI-X30M series
Pin No. Symbol Signal Remarks
www.panelook.com
NL128102AC29-17
(Japan Aviation Electronics Industry Limited (JAE))
1 DA0-
2 DA0+
3 DA1-
4 DA1+
5 DA2-
6 DA2+
7 GND Ground Note2
8 CKA-
9 CKA+
10 DA3-
11 DA3+
12 DB0-
13 DB0+
14 GND Ground Note2
15 DB1-
16 DB1+
17 GND Ground Note2
18 DB2-
19 DB2+
20 CKB-
21 CKB+
22 DB3-
23 DB3+
24 GND Ground Note2
25 TxSEL Selection of LVDS data input map
26 RSVD - Keep this pin Open.
27 N.C. - Keep this pin Open.
28
VDD Power supply Note2
29
30
Odd pixel data 0 Note1
Odd pixel data 1 Note1
Odd pixel data 2 Note1
Odd pixel clock Note1
Odd pixel data 3 Note1
Even pixel data 0 Note1
Even pixel data 1 Note1
Even pixel data 2 Note1
Even pixel clock Note1
Even pixel data 3 Note1
Open: Mode A Low: Mode B Note3, Note4
Note1: Twist pair wires with 100: (Characteristic impedance) should be used between LCD panel
signal processing board and LVDS transmitter.
Note2: All GND and VDD terminals should be used without any non-connected lines. Note3: TxSEL is pulled-up in the product. (Pull-up resistance: TBD:) Note4: See "4.7 SELECTION OF LVDS DATA INPUT MAP".
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
13 13 13
www.panelook.com
Page 14
Global LCD Panel Exchange Center
4.5.2 LED driver board
CN201 socket (LCD module side): DF3Z-10P-2H (2) (HIROSE ELECTRIC Co,.Ltd.) Adaptable plug: DF3-10S-2C (HIROSE ELECTRIC Co,.Ltd.)
Pin No. Symbol Function Description
1 GNDB 2 GNDB 3 GNDB 4 GNDB 5 GNDB 6 VDDB 7 VDDB 8 VDDB 9 VDDB
10 VDDB
Note1: All VDDB and GNDB terminals should be used without any non-connected lines.
www.panelook.com
NL128102AC29-17
LED driver board ground Note1
Power supply Note1
CN202 socket (LCD module side): IL-Z-9PL-SMTYE (Japan Aviation Electronics Industry Limited (JAE)) Adaptable plug: IL-Z-9S-S125C3 (Japan Aviation Electronics Industry Limited (JAE))
Pin No. Symbol Function Description
1 GNDB 2 GNDB 3 N.C. - Keep this pin Open.
4 BRTC
5 BRTH 6 BRTI 7 BRTP BRTP signal 8 GNDB LED driver board ground Note1
9 PWSEL Selection of luminance control signal method
LED driver board ground Note1
Backlight ON/OFF control signal
Luminance control terminal
High or Open: Backlight ON Low Backlight OFF
Note2
Note2, Note3
Note1: All GNDB terminals should be used without any non-connected lines. Note2: See "4.6 LUMINANCE CONTROL ". Note3: When VDDB is 0V or BRTC is Low, PWSEL must be set to Low or Open.
4.5.3 Positions of plug and socket
CN1
1
30
1 CN202 9
m Insert direction
10 CN201 1
Insert direction
Rear side
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
14 14 14
www.panelook.com
Page 15
Global LCD Panel Exchange Center
4.6 LUMINANCE CONTROL
4.6.1 Luminance control methods
Method Adjustment and luminance ratio
x Adjustment
The variable resistor (R) for luminance control should be 10k:r5%, 1/10W. Minimum point of the resistance is the minimum luminance and maximum point of the resistance is the maximum luminance.
Variable resistor control
Note1
(TBD)
The resistor (R) must be connected between BRTH-BRTI terminals.
BRTH
www.panelook.com
-
R
BRTI
NL128102AC29-17
PWSEL terminal
BRTP
terminal
Voltage control
Note1
(TBD)
Pulse width modulation
Note1 Note2 Note4
x Luminance ratio Note3
Resistance Luminance ratio
0 k:
10 k:
x Adjustment
Voltage control method works, when BRTH terminal is 0V and VBI voltage is input between BRTI-BRTH terminals. This control method can carry out continuation adjustment of luminance. Luminance is the maximum when BRTI terminal is Open
x Luminance ratio Note3
BRTI Voltage (VBI) Luminance ratio
0 V 0% (Min. Luminance)
1.0 V 100% (Max. Luminance)
x Adjustment
Pulse width modulation (PWM) method works, when PWSEL terminal is Low and PWM signal (BRTP signal) is input into BRTP terminal. The luminance is controlled by duty ratio of BRTP signal.
x Luminance ratio Note3
Duty ratio Luminance ratio
0.01
1.0
0% (Min. Luminance)
100% (Max. Luminance)
-
1% (Min. Luminance)
(At frequency: TBD Hz)
100% (Max. Luminance)
High or Open
Low BRTP signal
Open
Note1: In case of the variable resistor control method and the voltage control method, noises may appear
on the display image depending on the input signals timing for LCD panel signal processing board.
Use PWM method, if interference noises appear on the display image!
Note2: The LED driver board will stop working, if the Low period of BRTP signal is more than 50ms
while BRTC signal is High or Open. Then the backlight will not turn on anymore, even if BRTP signal is input again. This is not out of order. The LED driver board will start to work when power
is supplied again. Note3: These data are the target values. Note4: See "4.6.2 Detail of BRTP timing".
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
15 15 15
www.panelook.com
Page 16
Global LCD Panel Exchange Center
4.6.2 Detail of BRTP timing
(1) Timing diagrams
x Outline chart
BRTC
PWSEL (Low)
BRTP
www.panelook.com
A
NL128102AC29-17
0ms d tPWL d 50ms
x Outline chart
VBPH
BRTP
VBPL
tPWH
tPW
tPWL
(2) Each parameter
Parameter Symbol min. typ. max. Unit Remarks
Luminance control frequency FL TBD - TBD Hz Note1, Note2
External PWM pulse width tPWH TBD - - Note1, Note3
Ps
Note1: Definition of parameters is as follows.
0ms
d tPWL d 50ms 0ms d tPWL d 50ms
FL=
1
tPW
, DL=
tPWH
tPW
Note2: See the following formula for luminance control frequency.
Luminance control frequency = 1/tv
u (n+0.25)
n= 1,2,3  tv: Vertical cycle (See "4.10.1 Timing characteristics".)
The interference noise of luminance control frequency and input signal frequency for LCD panel signal processing board may appear on a display. Set up luminance control frequency so that the interference noise does not appear!
Note3: See "4.6.1 Luminance control methods".
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
16 16 16
www.panelook.com
Page 17
Global LCD Panel Exchange Center
N
N
N
N
K
N
N
N
N
N
a
4.7 SELECTION OF LVDS DATA INPUT MAP
4.7.1 Mode A
Input data Note1
RA0
RA1 RA2 RA3 RA4 RA5 GA0 GA1 GA2 GA3 GA4 GA5 BA0 BA1 BA2 BA3 BA4 BA5 RSVD
ote3
Odd pixel data and control signal
Even pixel dat
ote3
ote3
ote3 ote3 ote3
ote3
RSVD DE RA6 RA7 GA6 GA7 BA6 BA7 RSVD CLK
RB0 RB1 RB2 RB3 RB4 RB5 GB0 GB1 GB2 GB3 GB4 GB5 BB0 BB1 BB2 BB3 BB4 BB5 RSVD RSVD RSVD RB6 RB7 GB6 GB7 BB6 BB7 RSVD CLK
Pin Pin
o
51
o
52
o
54
o
55
o
56
o
3
o
4
o
6
o
7
o
11
o
12
o
14
o
15
o
19
o
20
o
22
o
23
o
24
o
27
o
28
o
30
o
50
o
2
o
8
o
10
o
16
o
18
o
25
o
31
o
51
o
52
o
54
o
55
o
56
o
3
o
4
o
6
o
7
o
11
o
12
o
14
o
15
o
19
o
20
o
22
o
23
o
24
o
27
o
28
o
30
o
50
o
2
o
8
o
10
o
16
o
18
o
25
o
31
www.panelook.com
Transmitter
THC63LVDM83D or equivalent
TA0
TA1 TA2 TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6 TC0 1st TC1 TC2 TC3 TC4 TC5 TC6 TD0 TD1 TD2 TD3 TD4 TD5 TD6 CLKIN
TA0 TA1 TA2 TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6 TC0 2nd TC1 TC2 TC3 TC4 TC5 TC6 TD0 TD1 TD2 TD3 TD4 TD5 TD6 CLKIN
NL128102AC29-17
THC63LVD823 or equivalent
53
R12
54
R13 TA1-
57
R14 TA1+
58
R15
59
R16 TB1-
60
R17 TB1+
63
G12
64
G13 TC1-
65
G14 TC1+
66
G15
67
G16 TCLK1-
68
G17 TCLK1+
73
B12
74
B13
75
B14 TD1+
76
B15
77
B16
78
B17
7
RSVD
8
RSVD
9
DE
51
R10 52 R11 61
G10 62 G11 69
B10 70 B11
­10
CL
81
R22
82
R23 TA2-
83
R24 TA2+
84
R25
85
R26 TB2-
86
R27 TB2+
91
G22
92
G23 TC2-
93
G24 TC2+
94
G25
95
G26 TCLK2-
96
G27 TCLK2+
99
B22
100
B23
1
B24 TD2+
2
B25
5
B26
6
B27
-27
-28
-29 79
R20
80
R21
89
G20
90
G21
97
B20
98
B21
-
-
TD1-
TD2-
ote2
o o
o o
o o
o o
o o
o o
o o
o o
o o
o o
CN1
Pin Symbol
1
DA0-
2
DA0+
3
DA1-
4
DA1+
5
DA2-
6
DA2+
7
GND
8
CKA-
9
CKA+
10
DA3-
11
DA3+
12
DB0-
13
DB0+
14
GND
15
DB1-
16
DB1+
17
GND
18
DB2-
19
DB2+
20
CKB-
21
CKB+
22
DB3-
23
DB3+
24
GND
25
TxSEL
26
RSVD
.C. VDD VDD
30
VDD
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
17 17 17
www.panelook.com
Page 18
Global LCD Panel Exchange Center
N
N
N
N
K
N
N
N
N
N
a
4.7.2 Mode B
Input data Note1
RA2
RA3 RA4 RA5 RA6 RA7 GA2 GA3 GA4 GA5 GA6 GA7 BA2 BA3 BA4 BA5 BA6 BA7 RSVD
ote3
Odd pixel data and control signal
Even pixel dat
ote3
ote3
ote3 ote3 ote3
ote3
RSVD DE RA0 RA1 GA0 GA1 BA0 BA1 RSVD CLK
RB2 RB3 RB4 RB5 RB6 RB7 GB2 GB3 GB4 GB5 GB6 GB7 BB2 BB3 BB4 BB5 BB6 BB7 RSVD RSVD RSVD RB0 RB1 GB0 GB1 BB0 BB1 RSVD CLK
Pin Pin
o
51
o
52
o
54
o
55
o
56
o
3
o
4
o
6
o
7
o
11
o
12
o
14
o
15
o
19
o
20
o
22
o
23
o
24
o
27
o
28
o
30
o
50
o
2
o
8
o
10
o
16
o
18
o
25
o
31
o
51
o
52
o
54
o
55
o
56
o
3
o
4
o
6
o
7
o
11
o
12
o
14
o
15
o
19
o
20
o
22
o
23
o
24
o
27
o
28
o
30
o
50
o
2
o
8
o
10
o
16
o
18
o
25
o
31
www.panelook.com
Transmitter
THC63LVDM83D or equivalent
TA0
TA1 TA2 TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6 TC0 1st TC1 TC2 TC3 TC4 TC5 TC6 TD0 TD1 TD2 TD3 TD4 TD5 TD6 CLKIN
TA0 TA1 TA2 TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5 TB6 TC0 2nd TC1 TC2 TC3 TC4 TC5 TC6 TD0 TD1 TD2 TD3 TD4 TD5 TD6 CLKIN
NL128102AC29-17
THC63LVD823 or equivalent
53
R12
54
R13 TA1-
57
R14 TA1+
58
R15
59
R16 TB1-
60
R17 TB1+
63
G12
64
G13 TC1-
65
G14 TC1+
66
G15
67
G16 TCLK1-
68
G17 TCLK1+
73
B12
74
B13
75
B14 TD1+
76
B15
77
B16
78
B17
7
RSVD
8
RSVD
9
DE
51
R10 52 R11 61
G10 62 G11 69
B10 70 B11
­10
CL
81
R22
82
R23 TA2-
83
R24 TA2+
84
R25
85
R26 TB2-
86
R27 TB2+
91
G22
92
G23 TC2-
93
G24 TC2+
94
G25
95
G26 TCLK2-
96
G27 TCLK2+
99
B22
100
B23
1
B24 TD2+
2
B25
5
B26
6
B27
-27
-28
-29 79
R20
80
R21
89
G20
90
G21
97
B20
98
B21
-
-
TD1-
TD2-
ote2
o o
o o
o o
o o
o o
o o
o o
o o
o o
o o
CN1
Pin Symbol
1
DA0-
2
DA0+
3
DA1-
4
DA1+
5
DA2-
6
DA2+
7
GND
8
CKA-
9
CKA+
10
DA3-
11
DA3+
12
DB0-
13
DB0+
14
GND
15
DB1-
16
DB1+
17
GND
18
DB2-
19
DB2+
20
CKB-
21
CKB+
22
DB3-
23
DB3+
24
GND
25
TxSEL
26
RSVD
.C. VDD VDD
30
VDD
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
18 18 18
www.panelook.com
Page 19
Global LCD Panel Exchange Center
Note1: LSB (Least Significant Bit) – RA0, GA0, BA0, RB0, GB0, BB0
MSB (Most Significant Bit) – RA7, GA7, BA7, RB7, GB7, BB7
Note2: Twist pair wires with 100: (Characteristic impedance) should be used between LCD panel
signal processing board and LVDS transmitter.
Note3: Input signal RSVD is not used inside the product, but do not keep pin open to avoid noise
problem.
4.8 DISPLAY COLORS AND INPUT DATA SIGNALS
This product can display in equivalent to 16,777,216 colors in 256 gray scales. Also the relation between display colors and input data signals is as the following table.
Display colors
Magenta
Basic Colors
Yellow
RA7 RA6 RA5 RA4 R A3 RA2 RA1 RA0 GA7 GA6 GA5 GA4 GA3 GA2 GA1 GA0 BA7 BA6 BA5 BA4 BA3 BA2 BA1 BA0
RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0 GB7 GB6 GB5 GB4 GB3 GB2 GB1 GB0 BB7 BB6 BB5 BB4 BB3 BB2 BB1 BB0
Black
Blue
Red
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Green
Cyan
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1
White
Black
1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
dark
n p
bright
Red gray scale
0 0 0 0 0 0 1 0
1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0
Red
Black
1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
dark
n p
bright
Green gray scale
Green
Black
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
dark
n p
bright
Blue gray scale
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Blue
0 0 0 0 0 0 0 0
www.panelook.com
NL128102AC29-17
Data signal (0: Low level, 1: High level)
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 : :
:
: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0
: :
:
: 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
: :
:
: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
:
: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
:
: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0
:
: 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
19 19 19
www.panelook.com
Page 20
Global LCD Panel Exchange Center
4.9 DISPLAY POSITION
D (1, 1) D (2, 1)
www.panelook.com
NL128102AC29-17
RA GA BA RB
GB BB
D(1, 1) D(2, 1) ••• D(1280, 1) D(1, 2) D(2, 2) ••• D(1280, 2)
•
•
•
•
•
•
•
•
•
•
•
•
D(1,1024) D(2, 1024) ••• D(1280, 1024)
4.10 INPUT SIGNAL TIMINGS
4.10.1 Timing characteristics
Parameter Symbol min. typ. max. Unit Remarks
Frequency 1/tc 49 54 59 MHz 18.52 ns (typ.)
CLK
DATA
DE
CLK-DATA
Horizontal
Vertical
(One frame)
CLK-DE
Duty - -
Rise time, Fall time -
Setup time - ns
Hold time - ns
Rise time, Fall time -
Cycl th
Display period thd 640 CLK
Cycle tv
Display period tvd 1,024 H
Setup time - ns
Hold time -
Rise time, Fall time -
Note1: Definition of parameters is as follows.
tc = 1CLK, th = 1H
Note2: See the data sheet of LVDS transmitter.
•
•
•
•
•
•
-
-
12.3 15.63 20.59 660 844 1,024 CLK
13.1 16.6 17.5 ms
1,030 1,066 1,422 H
-
ns
ns Ps
ns ns
•
•
•
•
•
•
Note2
Note2
64.0 kHz (typ.) Note1, Note2
60.0 Hz (typ.) Note1
Note2
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
20 20 20
www.panelook.com
Page 21
Global LCD Panel Exchange Center
4.10.2 Input signal timing chart
www.panelook.com
NL128102AC29-17
Horizontal timing
CLK
DATA (A)
Note1
DATA (B)
DE
Vertical timing
DATA (A), (B)
tc
INVALID
INVALID
INVALID INVALID
2 4 1278 1280
thd
th
1 2 1023 1024
INVALID 1 3 1277 1279
INVALID
DE
tvd
tv
Note1: DATA (A) = RA0-RA7, GA0-GA7, BA0-BA7
DATA (B) = RB0-RB7, GB0-GB7, BB0-BB7
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
21 21 21
www.panelook.com
Page 22
Global LCD Panel Exchange Center
4.11 OPTICS
4.11.1 Optical characteristics
Parameter Condition Symbol min. typ. max. Unit
Luminance
Contrast ratio
Luminance uniformity
White
Chromaticity
Green
Color gamut
Response time
Right
Viewing
angle
Down 70 88 -
TR = 0q, TL = 0q,TU = 0q, TD = 0q
TR = 0q, TL = 0q,TU = 0q, TD = 0q
TR = 0q, TL = 0q,TU = 0q, TD = 0q
Red
Blue
TR = 0q, TL = 0q,TU = 0q, TD = 0q
at center, against NTSC color space
TU = 0q, TD = 0q, CR t 10
Left
Up
TU = 0q, TD = 0q, CR t 10 TL
TR = 0q, TL = 0q, CR t 10 TU TR = 0q, TL = 0q, CR t 10 TD
Note1: These are initial characteristics. Note2: Measurement conditions are as follows.
Ta = 25qC, VDD = 5.0V, VDDB = 12.0V, At the maximum luminance control, Display mode: SXGA, Horizontal cycle = 1/64.0kHz, Vertical cycle = 1/60.0Hz
www.panelook.com
White at center
White/Black at center
White
x coordinate Wx 0.250 0.300 0.350 -
y coordinate Wy 0.265 0.315 0.365 -
x coordinate Rx
y coordinate Ry
x coordinate Gx
y coordinate Gy
x coordinate Bx
y coordinate By
Black to white Ton - TBD TBD ms
White to black Toff - TBD TBD ms
Ton + Toff - - 25 40 ms
L 600 TBD - cd/m
CR TBD (1000) - -
LU - 1.1 1.25 - BM-5A Note4
TBD TBD TBD
TBD TBD TBD
TBD TBD TBD
TBD TBD TBD
TBD TBD TBD
TBD TBD TBD
C6572 -%
TR
70 88 -
70 88 -
70 88 -
NL128102AC29-17
(Note1, Note2)
-
-
-
-
-
-
q q q q
Measuring instrument
BM5A
2
or SR-3
BM5A
or SR-3
SR-3 Note5
BM-5A
-10000
BM-5A,
EZ
Contrast
Remarks
-
Note3
Note6 Note7
Note8
Optical characteristics are measured after 20minutes from working the product, in the dark
room. Also measurement methods are as follows.
50cm
Photodetector (EZ Contrast)
LCD module
(Product)
Photodetector (BM-5A ,
BM-5A-10000 or SR-3)
1r
LCD module (Product)
Note3: See "4.11.2 Definition of contrast ratio". Note4: See "4.11.3 Definition of luminance uniformity". Note5: These coordinates are found on CIE 1931 chromaticity diagram. Note6: Product surface temperature: TopF = (35)qC Note7: See "4.11.4 Definition of response times". Note8: See "4.11.5 Definition of viewing angles".
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
22 22 22
www.panelook.com
Page 23
Global LCD Panel Exchange Center
N
4.11.2 Definition of contrast ratio
The contrast ratio is calculated by using the following formula.
Contrast ratio (CR) =
4.11.3 Definition of luminance uniformity
The luminance uniformity is calculated by using following formula.
Luminance uniformity (LU) =
The luminance is measured at near the 5 points shown below.
128
www.panelook.com
Luminance of white screen Luminance of black screen
Maximum luminance from Minimum luminance from
640
1,152
NL128102AC29-17
཰ to ུ
཰ to ུ
102
512
922
཰
ི
ཱིུ
ཱ
4.11.4 Definition of response times
Response time is measured, the luminance changes from "black" to "white", or "white" to "black" on the same screen point, by photo-detector. Ton is the time it takes the luminance change from 10% up to 90%. Also Toff is the time it takes the luminance change from 90% down to 10% (See the following diagram.).
100%
White
Luminance
Black
90%
10%
0%
Ton
Toff
4.11.5 Definition of viewing angles
ormal axis (Perpendicular)
12 o’clock
TL
Left
TU
Upper
TR
TD
Lower
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Right
23 23 23
www.panelook.com
Page 24
Global LCD Panel Exchange Center
5. ESTIMATED LUMINANCE LIFETIME
The luminance lifetime is the time from initial luminance to half-luminance.
This lifetime is the estimated value, and is not guarantee value.
Condition
www.panelook.com
NL128102AC29-17
Estimated luminance lifetime
(Life time expectancy)
Note1, Note2, Note3
Unit
LED elementary
substance
25qC (Ambient temperature of the product)
Continuous operation, PWM: Duty 100%
70,000 h
Note1: Life time expectancy is mean time to half-luminance. Note2: Estimated luminance lifetime is not the value for an LCD module but the value for LED
elementary substance.
Note3: By ambient temperature, the lifetime changes particularly. Especially, in case the product
works under high temperature environment, the lifetime becomes short.
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
24 24 24
www.panelook.com
Page 25
Global LCD Panel Exchange Center
6. RELIABILITY TESTS
Test item Condition Judgment Note1
www.panelook.com
NL128102AC29-17
High temperature and humidity
(Operation)
Heat cycle
(Operation)
Thermal shock
(Non operation)
Vibration
(Non operation)
Mechanical shock
(Non operation)
ESD
(Operation)
Dust
(Operation)
Non-operation
Low pressure
཰ 60 r 2qC, RH = 90%, 240hours ཱ Display data is white.
཰ -20 r 3qC}1hour
70 r 3qC}1hour
ཱ 50cycles, 4hours/cycle ི Display data is white.
཰ -30 r 3qC}30minutes
80 r 3qC}30minutes
ཱ 100cycles, 1hour/cycle ི Temperature transition time is within 5
minutes.
཰ 5 to 100Hz, 11.76m/s ཱ 1 minute/cycle ི X, Y, Z directions ཱི 10 times each directions ཰ 294m/ s ཱ X, Y, Z directions ི 3 times each directions ཰ 150pF, 150:, r15kV ཱ 9 places on a panel surface Note2 ི 10 times each places at 1 sec interval
཰ Sample dust: No.15 (by JIS-Z8901) ཱ 15 seconds stir ི 8 times repeat at 1 hour interval ཰ 15 kPa ཱ -30qCr3qC}24 hours ི 80qCr3qC}24 hours
཰ 53.3 kPa ཱ -20qCr3qC}24 hours Operation ི 70qCr3qC}24 hours
2
, 11ms
2
No display malfunctions
No display malfunctions No physical damages
No display malfunctions
Note1: Display functions are checked under the same conditions as product inspection. Note2: See the following figure for discharge points
ഊ
ഊഊ
ഊഊ
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
ഊഊ
ഊ
ഊ
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
25 25 25
www.panelook.com
Page 26
Global LCD Panel Exchange Center
!
7. PRECAUTIONS
7.1 MEANING OF CAUTION SIGNS
The following caution signs have very important meaning. Be sure to read "7.2 CAUTIONS" and
"7.3 ATTENTIONS"!
This sign has the meaning that a customer will be injured or the product will sustain
damage if the customer practices wrong operations.
This sign has the meaning that a customer will be injured if the customer practices
wrong operations.
7.2 CAUTIONS
www.panelook.com
NL128102AC29-17
Do not touch the working backlight. There is a danger of burn injury.
Do not shock and press the LCD panel and the backlight! There is a danger of breaking,
because they are made of glass. (Shock: Equal to or no greater than 539m/s or no greater than 11ms, Pressure: Equal to or no greater than 19.6 N (I
7.3 ATTENTIONS
!
2
and equal to
16mm jig))
7.3.1 Handling of the product
཰ Take hold of both ends without touching the circuit board when the product (LCD module) is
picked up from inner packing box to avoid broken down or misadjustment, because of stress to mounting parts on the circuit board.
ཱ When the product is put on the table temporarily, display surface must be placed downward. ི When handling the product, take the measures of electrostatic discharge with such as earth band,
ionic shower and so on, because the product may be damaged by electrostatic.
ཱི The torque for product mounting screws must never exceed 0.67Nm. Higher torque might result
in distortion of the bezel. And the length of product mounting screws from surface of plate (product side) must be
d TBD mm
ུ The product must be installed using mounting holes without undue stress such as bends or twist
(See outline drawings). And do not add undue stress to any portion (such as bezel flat area). Bends or twist described above and undue stress to any portion may cause display mura.
Recommended installing method: Ideal plane "A" is defined by one mounting hole (datum point) and other mounting holes. The ideal plane "A" should be the same plane within r0.3 mm.
 
Mounting hole
  
Product
 
Ideal plane "A"
    
Mounting hole (Datum point) Mounting hole
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
26 26 26
www.panelook.com
Page 27
Global LCD Panel Exchange Center
ཱུ Do not press or rub on the sensitive product surface. When cleaning the product surface, wipe it
with a soft dry cloth.
ྲྀ Do not push or pull the interface connectors while the product is working. ཷ When handling the product, use of an original protection sheet on the product surface (polarizer) is
recommended for protection of product surface. Adhesive type protection sheet may change color or characteristics of the polarizer.
Usually liquid crystals don't leak through the breakage of glasses because of the surface tension of thin layer and the construction of LCD panel. But, if you contact with liquid crystal by any chance, please wash it away with soap and water.
7.3.2 Environment
཰ Do not operate or store in high temperature, high humidity, dewdrop atmosphere or corrosive
gases. Keep the product in packing box with antistatic pouch in room temperature to avoid dusts and sunlight, when storing the product.
ཱ In order to prevent dew condensation occurred by temperature difference, the product packing box
must be opened after enough time being left under the environment of an unpacking room. Evaluate the storage time sufficiently because dew condensation is affected by the environmental temperature and humidity. (Recommended leaving time: 6 hours or more with the original packing state after a customer receives the package)
ི Do not operate in high magnetic field. If not, circuit boards may be broken. ཱི This product is not designed as radiation hardened.
www.panelook.com
NL128102AC29-17
7.3.3 Characteristics
The following items are neither defects nor failures.
཰ Response time, luminance and color may be changed by ambient temperature. ཱ Display mura, flickering, vertical streams or tiny spots may be observed depending on display
patterns.
ི Optical characteristics (e.g. luminance, display uniformity, etc.) gradually is going to change
depending on operating time, and especially low temperature, because the LCD has cold cathode fluorescent lamps.
ཱི Do not display the fixed pattern for a long time because it may cause image sticking. Use a screen
saver, if the fixed pattern is displayed on the screen.
ུ The display color may be changed depending on viewing angle because of the use of condenser
sheet in the backlight.
ཱུ Optical characteristics may be changed depending on input signal timings. ྲྀ The interference noise between input signal frequency for this product's signal processing board
and luminance control frequency of the LED driver board may appear on a display. Set up
luminance control frequency of the LED driver board so that the interference noise does not
appear.
7.3.4 Others
཰ All GND, VDD, GNDB and VDDB terminals should be used without any non-connected lines. ཱ Do not disassemble a product or adjust variable resistors. ི The LCD module by itself or integrated into end product should be packed and transported with
display in the vertical position. Otherwise the display characteristics may be degraded.
ཱི Pack the product with the original shipping package, in order to avoid any damages during
transportation, when returning the product to NLT for repairing and so
on.
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
27 27 27
www.panelook.com
Page 28
Global LCD Panel Exchange Center
NL128102AC29-17
www.panelook.com
28
Unit: mm
Note1: The values in parentheses are for reference.
Note2: The torque for product mounting screws must never exceed 0.67Nm.
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
8.1 FRONT VIEW
8. OUTLINE DRAWINGS
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 29
Global LCD Panel Exchange Center
NL128102AC29-17
www.panelook.com
29
Unit: mm
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
8.2 REAR VIEW
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 30
Global LCD Panel Exchange Center
The inside of latest specifications is revised to the clerical error and the major improvement of previous edition. Only a changed part such as functions, characteristic value and so on that may affect a design of customers, are described especially below.
www.panelook.com
NL128102AC29-17
REVISION HISTORY
Edition
1st
edition
Document
number
DOD-PP­1453
Prepared
date
July 9, 2012
Revision contents
New issue
Signature of writer
Approved by
T. OGAWA
Revision contents and signature
Checked by
Prepared by
E. YOSHIMURA
PRELIMINARY DATA SHEET DOD-PP-1453 (1st edition)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
3030 30
www.panelook.com
Loading...