Nevion ADC-AES User Manual

ADC-AES
User manual
Rev. F
Nevion
Nordre Kullerød 1 3241 Sandefjord Norway Tel: +47 33 48 99 99
nevion.com
ADC-AES Rev. F
Nevion Europe P.O. Box 1020
3204 Sandefjord, Norway Support phone 1: +47 33 48 99 97 Support phone 2: +47 90 60 99 99
Nevion USA
1600 Emerson Avenue
Oxnard, CA 93033, USA
Toll free North America: (866) 515-0811
Outside North America: +1 (805) 247-8560
E-mail: support@nevion.com
See http://www.nevion.com/support/ for service hours for customer support globally.
Rev.
Repl.
Date
Sign
Change description
F 5 2015-05-11
MB
Cover page update; DoC removed; no other changes to content
5 4 2010-06-10
AA
New template. Updated Appendix A.
4 3 2007-10-23
New front page and removed old logo.
3 2 2007-09-10
Added Materials Declaration and EFUP; updated EC Declaration of Conformity.
2 1 2004-02-10
C2 backplane description
1 B 2002-11-02
Typos, formatting, specifications.
B A 2002-09-04
Figures, corrected details for first production run.
A - 2001-01-25
Preliminary version
Nevion Support
Revision history
Current revision of this document is the uppermost in the table below.
nevion.com | 2
ADC-AES Rev. F
Contents
1 General description ................................................................................................. 4
2 Block diagram .......................................................................................................... 5
3 Technical description ............................................................................................... 6
4 Configuration ........................................................................................................... 7
4.1 Analogue input levels ...................................................................................................... 7
5 Specifications .......................................................................................................... 8
5.1 Measurement conditions.................................................................................................. 8
5.2 Analogue inputs ............................................................................................................... 8
5.3 Digital outputs .................................................................................................................. 8
5.4 Digital input...................................................................................................................... 9
6 Connector modules ............................................................................................... 10
6.1 ADC-AES-C1 ..................................................................................................................10
6.2 ADC-AES-C2 ..................................................................................................................11
6.3 Mounting of the connector module ..................................................................................12
6.4 Analogue signals ................................................................................................ ............12
6.5 C1 digital signals ............................................................................................................13
7 Module status ........................................................................................................ 14
7.1 LED’s – Light Emitting Diodes ........................................................................................14
General environmental requirements for Nevion equipment..................................... 15
Product Warranty ...................................................................................................... 16
Appendix A Materials declaration and recycling information..................................... 17
nevion.com | 3
ADC-AES Rev. F
1 General description
The ADC-AES card is a reference quality audio A/D converter. It is one of the Flashlink series of modules. It will convert four analogue audio channels with the highest possible quality and produce two AES3 stereo digital audio signals. Each converter has dual AES outputs which are available on the C1 backplane connector. Only one output per converter is available on the C2 backplane. The card may be used with, or without an external AES clock signal and may be run at nominal or double sampling rates. The ADC-AES has internal clocks for 48 kHz and 44.1 kHz based rates but can be used with any external sampling rate 29 kHz – 100 kHz.
nevion.com | 4
ADC-AES Rev. F
2 Block diagram
nevion.com | 5
ADC-AES Rev. F
3 Technical description
The ADC-AES card was designed as a reference audio converter with a highly audio optimised signal path. Careful design of the input circuitry was needed to maintain a high dynamic range whilst minimising distortion. Jitter of the sampling clock is kept to a minimum by the use of a two-stage PLL clock recovery circuit as recommended in AES-2id.
The analogue audio input circuit is a DC coupled, electronic differential amplifier with a gain of -6 dB. The use of input coupling capacitors would degrade the common mode rejection ratio of the input amplifiers. The signal is then AC coupled to an inverting variable gain stage with gains ranging from –8 dB to –17 dB. The gain variation is performed by switching extra resistors in parallel with the input resistor. The stage feeds the input of the A/D converter directly and the choice of op-amp is quite important in order to achieve a low output noise. The stage also feeds an inverting amplifier, which feeds the inverting A/D converter input. This last stage must have an output noise that is even lower than the previous one.
The AES transmitter chip is configured as the interface clock master. This means that the AES output chip produces the bit clock and the word clock required for the serial interfaces between itself and the converters.
The A/D converter chip uses the same master clock frequency for both nominal and double sample rates. This means that we can use the same crystal oscillators for both sampling modes. The external sync signal can be nominal or double the sample rate, independent of the sampling mode on the card, i.e. the card may sample at 96 kHz while the external sync signal is a 48 kHz signal. The sampling mode is set with the DIP switch 2-8 for both converters.
Clock jitter in a reference A/D converter must be kept very low. By the time the external clock signals reach the card they often have more jitter than the internal clock oscillator. The best solution is realized when using the external AES signal to lock the internal crystal oscillator. The ADC-AES has an advanced clock management system that locks quickly to an external clock. The master clock is taken temporarily from the AES receiver but switches to the low jitter oscillator when it, in turn, has locked to the received signal. The ADC-AES has oscillators for 48 and 44.1 based sampling rates but only one will be powered up at any time. When power is applied to the card, the sample rate is decided by the DIP switch configuration. If an external AES signal is detected, the input AES circuit reports the received sample rate to the microcontroller which then switches to the appropriate oscillator if necessary or possible. The external sync signal always has priority and the sampling rate of the card will always be derived from the external sync signal, if present.
Each converter has dual independent AES3 transformer isolated 110 outputs which are available on the 15 pin D-sub connector of the C1 backplane module. The optional C2 backplane connector should be used if 75 AES-3id outputs are required. The C2 backplane connector has only one output per converter due to space restrictions.
The card has a microcontroller which controls the clock switching, the AES drivers and controls the LEDs on the front of the card. It also monitors the 5V and 15V power voltages and reports them to the Gyda system controller when present.
nevion.com | 6
Loading...
+ 11 hidden pages