TFT COLOR LCD MODULE
NL3224BC35-22
14cm (5.5 Type)
QVGA
DATA SHEET
DOD-PP-0301 (6th edition)
This DATA SHEET is updated document from
DOD-PP-0065(5).
All information is subject to change without notice. Please confirm the sales representative before starting to design your system.
Document Number: DOD-PP-0301 (6th edition) |
1 |
© NEC LCD Technologies, Ltd. |
Published date: July 2007 CP(N) |
|
2005-2007 All rights reserved. |
|
|
NL3224BC35-22
The Copyright to this document belongs to NEC LCD Technologies, Ltd. (hereinafter called "NEC"). No part of this document will be used, reproduced or copied without prior written consent of NEC.
NEC does and will not assume any liability for infringement of patents, copyrights or other intellectual property rights of any third party arising out of or in connection with application of the products described herein except for that directly attributable to mechanisms and workmanship thereof. No license, express or implied, is granted under any patent, copyright or other intellectual property right of NEC.
Some electronic parts/components would fail or malfunction at a certain rate. In spite of every effort to enhance reliability of products by NEC, the possibility of failures and malfunction might not be avoided entirely. To prevent the risks of damage to death, human bodily injury or other property arising out thereof or in connection therewith, each customer is required to take sufficient measures in its safety designs and plans including, but not limited to, redundant system, fire-containment and anti-failure.
The products are classified into three quality grades: "Standard", "Special", and "Specific" of the highest grade of a quality assurance program at the choice of a customer. Each quality grade is designed for applications described below. Any customer who intends to use a product for application other than that of Standard quality grade is required to contact an NEC sales representative in advance.
The Standard quality grade applies to the products developed, designed and manufactured in accordance with the NEC standard quality assurance program, which are designed for such application as any failure or malfunction of the products (sets) or parts/components incorporated therein a customer uses are, directly or indirectly, free of any damage to death, human bodily injury or other property, like general electronic devices.
Examples: Computers, office automation equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment, industrial robots, etc.
The Special quality grade applies to the products developed, designed and manufactured in accordance with an NEC quality assurance program stricter than the standard one, which are designed for such application as any failure or malfunction of the products (sets) or parts/components incorporated therein a customer uses might directly cause any damage to death, human bodily injury or other property, or such application under more severe condition than that defined in the Standard quality grade without such direct damage.
Examples: Control systems for transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, medical equipment not specifically designed for life support, safety equipment, etc.
The Specific quality grade applies to the products developed, designed and manufactured in accordance with the standards or quality assurance program designated by a customer who requires an extremely higher level of reliability and quality for such products.
Examples: Military systems, aircraft control equipment, aerospace equipment, nuclear reactor control systems, medical equipment/devices/systems for life support, etc.
The quality grade of this product is the "Standard" unless otherwise specified in this document.
DATA SHEET DOD-PP-0301 (6th edition) |
2 |
|
NL3224BC35-22 |
CONTENTS |
|
INTRODUCTION .......................................................................................................................................... |
2 |
1. OUTLINE.................................................................................................................................................... |
4 |
1.1 STRUCTURE AND PRINCIPLE........................................................................................................... |
4 |
1.2 APPLICATION....................................................................................................................................... |
4 |
1.3 FEATURES............................................................................................................................................. |
4 |
2. GENERAL SPECIFICATIONS ................................................................................................................ |
5 |
3. BLOCK DIAGRAM ................................................................................................................................... |
6 |
4. DETAILED SPECIFICATIONS ............................................................................................................... |
8 |
4.1 MECHANICAL SPECIFICATIONS...................................................................................................... |
8 |
4.2 ABSOLUTE MAXIMUM RATINGS .................................................................................................... |
8 |
4.3 ELECTRICAL CHARACTERISTICS................................................................................................... |
9 |
4.3.1 LCD panel signal processing board ............................................................................................... |
9 |
4.3.2 Backlight lamp............................................................................................................................. |
10 |
4.3.3 Power supply voltage ripple......................................................................................................... |
11 |
4.3.4 Fuse.............................................................................................................................................. |
11 |
4.4 POWER SUPPLY VOLTAGE SEQUENCE ........................................................................................ |
12 |
4.4.1 LCD panel signal processing board ............................................................................................. |
12 |
4.4.2 Inverter......................................................................................................................................... |
12 |
4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS......................................................... |
13 |
4.5.1 LCD panel signal processing board ............................................................................................. |
13 |
4.5.2 Backlight lamp............................................................................................................................. |
14 |
4.5.3 Positions of plugs and a socket .................................................................................................... |
14 |
4.6 DISPLAY COLORS AND INPUT DATA SIGNALS .......................................................................... |
15 |
4.7 DISPLAY POSITIONS......................................................................................................................... |
16 |
4.8 SCANNING DIRECTIONS ................................................................................................................. |
16 |
4.8.1 QVGA mode ................................................................................................................................ |
16 |
4.8.2 VGA mode ................................................................................................................................... |
17 |
4.9 INPUT SIGNAL TIMINGS.................................................................................................................. |
18 |
4.9.1 QVGA mode ................................................................................................................................ |
18 |
4.9.2 VGA mode ................................................................................................................................... |
24 |
4.10 OPTICS............................................................................................................................................... |
30 |
4.10.1 Optical characteristics................................................................................................................ |
30 |
4.10.2 Definition of contrast ratio......................................................................................................... |
31 |
4.10.3 Definition of luminance uniformity ........................................................................................... |
31 |
4.10.4 Definition of response times ...................................................................................................... |
31 |
4.10.5 Definition of viewing angles...................................................................................................... |
31 |
5. RELIABILITY TESTS............................................................................................................................. |
32 |
6. PRECAUTIONS ....................................................................................................................................... |
33 |
6.1 MEANING OF CAUTION SIGNS ...................................................................................................... |
33 |
6.2 CAUTIONS .......................................................................................................................................... |
33 |
6.3 ATTENTIONS ...................................................................................................................................... |
33 |
6.3.1 Handling of the product ............................................................................................................... |
33 |
6.3.2 Environment................................................................................................................................. |
34 |
6.3.3 Characteristics.............................................................................................................................. |
34 |
6.3.4 Other ............................................................................................................................................ |
35 |
7. OUTLINE DRAWINGS ........................................................................................................................... |
36 |
7.1 FRONT VIEW ...................................................................................................................................... |
36 |
7.2 REAR VIEW ........................................................................................................................................ |
37 |
DATA SHEET DOD-PP-0301 (6th edition) |
3 |
NL3224BC35-22
Color LCD module NL3224BC35-22 is composed of the amorphous silicon thin film transistor liquid crystal display (a-Si TFT LCD) panel structure with driver LSIs for driving the TFT (Thin Film Transistor) array and a backlight.
The a-Si TFT LCD panel structure is injected liquid crystal material into a narrow gap between the TFT array glass substrate and a color-filter glass substrate.
Color (Red, Green, Blue) data signals from a host system (e.g. signal generator, etc.) are modulated into best form for active matrix system by a signal processing circuit, and sent to the driver LSIs which drive the individual TFT arrays.
The TFT array as an electro-optical switch regulates the amount of transmitted light from the backlight assembly, when it is controlled by data signals. Color images are created by regulating the amount of transmitted light through the TFT array of red, green and blue dots.
•For industrial use
•Adoption of ST-NLT (Super-Transmissive Natural Light TFT)
•High luminance
•Wide color gamut
•Wide viewing angle
•Low reflection
•6-bit digital RGB signals
•Reversible-scan direction
•Selectable QVGA or VGA mode
•Edge light type (without inverter)
•Replaceable lamp for backlight
•Acquisition product for UL60950-1/CSA-C22.2 No.60950-1-03 (File number: E170632)
• Compliance with the European RoHS directive (2002/95/EC) (From product which was produced after April. 1, 2006)
DATA SHEET DOD-PP-0301 (6th edition) |
4 |
NL3224BC35-22
Display area |
|
111.36 (H) × 83.52 (V) mm |
|
|
|
||
Diagonal size of display |
14cm (5.5 inches) |
||
|
|
|
|
Drive system |
|
a-Si TFT active matrix |
|
|
|
|
|
Display color |
|
262,144 colors |
|
|
|
|
|
Pixel |
|
320 (H) × 240 (V) pixels |
|
|
|
|
|
Pixel arrangement |
|
RGB (Red dot, Green dot, Blue dot) vertical stripe |
|
|
|
|
|
Dot pitch |
|
0.116 (H) × 0.348 (V) mm |
|
|
|
|
|
Pixel pitch |
|
0.348 (H) × 0.348 (V) mm |
|
|
|
|
|
Module size |
|
134.0 (W) × 104.5 (H) × 12.5 (D) mm (typ.) |
|
|
|
|
|
Weight |
|
215g (typ.) |
|
|
|
|
|
Contrast ratio |
Note1 |
500:1 (typ.) |
|
|
|
|
|
Viewing angle |
Note1 |
At the contrast ratio≥ 10:1 |
|
• Horizontal: Right side 55° (typ.), Left side 55° (typ.) |
|||
|
|
• Vertical: Up side 50° (typ.), Down side 40° (typ.) |
|
|
|
At DPSH, DPSV= Low or Open: Normal scan |
|
Designed viewing direction |
• Viewing direction without image reversal: down side (6 o'clock) |
||
• Viewing direction with contrast peak: up side (12 o'clock) |
|||
|
|
||
|
|
• Viewing angle with optimum grayscale (γ=2.2): normal axis (perpendicular) |
|
|
|
|
|
Polarizer surface |
|
Clear + Antireflection (AR) |
|
|
|
||
Polarizer pencil-hardness |
2H (min.) [by JIS K5400] |
||
|
|
|
|
Color gamut |
|
At LCD panel center |
|
|
50% (typ.) [against NTSC color space] |
||
|
|
||
Response time |
|
Ton+Toff (10%←→ 90%) |
|
|
30ms (typ.) |
||
|
|
||
Luminance |
|
At IBL= 5.0mArms / lamp |
|
|
750cd/m2 (typ.) |
||
|
|
6-bit digital signals for data of RGB colors, |
|
Signal system |
|
Dot clock (CLK), Data enable (DE), |
|
|
Horizontal synchronous signal (Hsync), |
||
|
|
||
|
|
Vertical synchronous signal (Vsync) |
|
Power supply voltage |
LCD panel signal processing board: 3.3V or 5.0V |
||
|
|
|
|
|
|
Edge light type: 2 cold cathode fluorescent lamps |
|
|
|
Replaceable part |
|
Backlight |
|
• Lamp holder set: Type No. 55LHS11 |
|
|
|
Recommended inverter (Option) |
|
|
|
• Inverter: Type No. 55PW131 |
|
|
|
|
|
Power consumption |
Note1 |
At IBL=5.0mArms / lamp, Checkered flag pattern |
|
3.8W (typ., Power dissipation of the inverter is not included.) |
|||
|
|
||
Note1: At QVGA mode |
|
DATA SHEET DOD-PP-0301 (6th edition) |
5 |
NL3224BC35-22
Host |
LCD module (Product) |
R0 to R5 |
100Ω |
|
|
|
|
|
|
G0 to G5 |
100Ω |
|
|
|
|
|
|
B0 to B5 |
100Ω |
|
|
|
|
|
|
CLK |
47Ω |
|
|
|
|
|
|
Hsync |
100Ω |
|
|
100Ω |
Controller |
|
|
|
|
||
Vsync |
100Ω |
|
|
|
|
|
|
DE |
|
|
|
|
47kΩ |
V-driver |
240 lines |
DPSH |
Note3 |
||
|
|
|
|
DPSV |
Note4 |
|
|
Q/V |
|
|
|
|
|
|
|
|
Note4 |
Power supply |
|
|
for gradation |
|
|
GND |
|
|
|
Note1, Note2 |
|
|
|
VCC |
|
DC/DC |
|
Fuse |
converter |
|
|
|
|
|
LCD panel signal processing board
H-driver
960 lines
LCD panel
H: 320 × 3 (R, G, B) V: 240
Backlight (Edge light type)
|
|
VBLH |
Lamp |
VDDB |
|
VBLC |
|
|
|
||
|
Note1 |
|
|
|
Inverter (Option) |
|
|
GNDB |
VBLH |
|
|
|
Lamp |
||
Note2 |
|
VBLC |
|
|
|
||
|
|
Note1 |
|
DATA SHEET DOD-PP-0301 (6th edition) |
6 |
NL3224BC35-22
Note1: Relations between GND (Signal ground), shield plate and VBLC (Lamp low voltage terminal) in the LCD module are as follows.
Front shield plate - Rear shield plate |
Not connected |
GND - Front shield plate and Rear shield plate |
Not connected |
VBLC - Front shield plate and Rear shield plate |
Not connected |
GND - VBLC |
Not connected |
Front shield plate
Rear shield plate
Note2: GND and GNDB must be connected to customer equipment’s ground, and it is recommended that these grounds are connected together in customer equipment.
Note3: Pull-down resistance of DPSH pin
Power supply voltage |
|
Pull-down resistance of DPSH pin (kΩ) |
|
||
VCC |
min. |
|
typ. |
|
max. |
|
|
|
|
|
|
at 3.3V |
8.2 |
|
13.0 |
|
18.3 |
at 5.0V |
6.0 |
|
10.0 |
|
15.0 |
Note4: Pull-down resistance of DPSV pin and Q/V pin
|
Power supply voltage |
Pull-down resistance of DPSV pin and Q/V pin (kΩ) |
|
||
|
VCC |
min. |
typ. |
max. |
|
|
|
|
|
|
|
|
at 3.3V |
13.0 |
18.3 |
23.0 |
|
|
at 5.0V |
10.0 |
15.0 |
20.0 |
|
|
|
|
|
|
|
|
|
DATA SHEET DOD-PP-0301 (6th edition) |
7 |
NL3224BC35-22
Parameter |
Specification |
|
Unit |
|
|
|
|
|
|
|
|
Module size |
134.0 ± 0.5 (W) × 104.5 ± 0.5 (H) × 12.5 ± 0.5 (D) |
Note1 |
mm |
|
|
|
|
Display area |
111.36 (H) × 83.52 (V) |
Note1 |
mm |
|
|
|
|
Weight |
215 (typ.), 225 (max.) |
|
g |
|
|
|
|
Note1: See "7. OUTLINE DRAWINGS".
|
|
Parameter |
Symbol |
Rating |
Unit |
Remarks |
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Power supply |
|
LCD panel signal processing board |
VCC |
-0.3 to +6.5 |
V |
|
||
|
|
|
|
|
|
|
||
voltage |
|
|
|
|
|
|
|
|
|
Lamp voltage |
VBLH |
1,500 |
Vrms |
Ta= 25°C |
|||
|
|
|||||||
|
|
|
|
|
|
|
||
Input voltage |
|
Display signals |
VD |
|
|
|||
|
|
|
|
|||||
|
Note1 |
-0.3 to VCC+0.3 |
V |
|
||||
|
|
|
||||||
for signals |
|
Function signals |
VF |
|
||||
|
|
|
|
|||||
|
|
Note2 |
|
|
|
|||
|
|
|
|
|
|
|||
|
Incident light intensity |
II |
150,000 |
lx |
Note3 |
|||
|
|
|
|
|
|
|
|
|
|
|
Storage temperature |
Tst |
-30 to +80 |
°C |
- |
||
|
|
|
|
|
|
|
|
|
Operating temperature |
Front surface |
TopF |
-10 to +70 |
°C |
Note4 |
|||
|
|
|
|
|
||||
Rear surface |
TopR |
-10 to +75 |
°C |
Note5 |
||||
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
≤ 95 |
% |
Ta ≤ 40°C |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
≤ 85 |
% |
40 < Ta ≤ 50°C |
|
|
|
|
|
|
|
|
|
|
|
|
Relative humidity |
RH |
≤ 70 |
% |
50 < Ta ≤ 55°C |
||
|
|
|
|
|
||||
|
|
Note6 |
≤ 60 |
% |
55 < Ta ≤ 60°C |
|||
|
|
|
||||||
|
|
|
|
|
||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
≤ 50 |
% |
60 < Ta ≤ 65°C |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
≤ 42 |
% |
65 < Ta ≤ 70°C |
|
|
|
|
|
|
|
|
||
|
|
Absolute humidity |
AH |
≤ 83 |
g/m3 |
Ta > 70°C |
||
|
|
Note6 |
|
Note7 |
|
|
Note1: CLK, Hsync, Vsync, DE, DATA (R0 to R5, G0 to G5, B0 to B5) Note2: DPSH, DPSV, Q/V
Note3: If the product surface (polarizer) is exposed to an ultraviolet ray, the polarizer may discolor (Surface treatment may be damaged.). Use a filter to protect the polarizer from the ultraviolet ray.
Note4: Measured at center of LCD panel surface (including self-heat)
Note5: Measured at center of LCD module's rear shield surface (including self-heat) Note6: No condensation
Note7: Water amount at Ta= 70°C and RH= 42%
DATA SHEET DOD-PP-0301 (6th edition) |
8 |
NL3224BC35-22
|
|
|
|
|
|
|
(Ta= 25°C) |
|
Parameter |
|
Symbol |
min. |
typ. |
max. |
Unit |
Remarks |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Power supply voltage |
VCC |
3.0 |
3.3 |
3.6 |
V |
at VCC= 3.3V |
||
|
|
|
|
|
||||
4.75 |
5.0 |
5.25 |
V |
at VCC= 5.0V |
||||
|
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
|
- |
65 |
105 |
mA |
at VCC= 3.3V |
|
|
QVGA |
|
Note1 |
Note2 |
||||
|
|
|
|
|
||||
|
mode |
|
- |
50 |
85 |
mA |
at VCC= 5.0V |
|
Power supply current |
|
ICC |
Note1 |
Note2 |
||||
|
|
|
|
|||||
|
- |
95 |
175 |
mA |
at VCC= 3.3V |
|||
|
|
|
||||||
|
VGA |
|
Note1 |
Note2 |
||||
|
|
|
|
|
||||
|
mode |
|
- |
70 |
130 |
mA |
at VCC= 5.0V |
|
|
|
|
Note1 |
Note2 |
||||
|
|
|
|
|
|
|||
Logic input voltage for |
High |
VDLH |
0.7VCC |
- |
VCC |
V |
CMOS level |
|
|
|
|
|
|
|
|||
display signals |
Low |
VDLL |
0 |
- |
0.3VCC |
V |
||
|
||||||||
|
|
|||||||
|
|
|
|
|
|
|
|
|
Input voltage for DPSH, |
High |
VFDH |
0.7VCC |
- |
VCC |
V |
- |
|
|
|
|
|
|
|
|||
DPSV and Q/V signal |
Low |
VFDL |
0 |
- |
0.9 |
V |
||
|
||||||||
|
|
|||||||
|
|
|
|
|
|
|
|
Note1: Checkered flag pattern [by EIAJ ED-2522]
Note2: Pattern for maximum current
DATA SHEET DOD-PP-0301 (6th edition) |
9 |
|
|
|
|
|
|
|
NL3224BC35-22 |
||
4.3.2 Backlight lamp |
|
|
|
|
|
|
(Ta=25°C, Note1) |
||
|
|
|
|
|
|
|
|
||
|
Parameter |
Symbol |
min. |
typ. |
max. |
Unit |
|
Remarks |
|
|
|
|
|
|
|
|
|
|
|
|
Lamp current |
IBL |
4.5 |
5.0 |
5.5 |
mArms |
|
at IBL= 5.0mArms: |
|
|
Note3 |
|
L= 750cd/m2 |
|
|||||
|
Lamp voltage |
VBLH |
- |
350 |
- |
Vrms |
|
- |
|
|
Note2, Note3 |
|
|
||||||
|
|
|
|
|
|
|
|
|
|
|
Lamp starting voltage |
VS |
550 |
- |
- |
Vrms |
|
Ta= 25°C |
|
|
|
|
|
|
|
|
|
||
|
Note2, Note3, Note4, Note7 |
780 |
- |
- |
Vrms |
|
Ta= -10°C |
|
|
|
|
|
|
||||||
|
|
|
|
|
|||||
|
|
|
|
|
|
|
|
|
|
|
Lamp oscillation frequency |
FO |
39 |
43 |
47 |
kHz |
|
- |
|
|
Note5 |
|
|
||||||
|
|
|
|
|
|
|
|
|
Note1: This product consists of 2 backlight lamps, and these specifications are for each lamp.
Note2: The lamp voltage cycle between lamps should be kept on a same phase. "VS" and "VBLH" are the voltage value between low voltage side (Cold) and high voltage side (Hot).
Note3: The asymmetric ratio of working waveform for lamps (Power supply voltage peak ratio, power supply current peak ratio and waveform space ratio) should be less than 5 % (See the following figure.). If the waveform is asymmetric, DC (Direct current) element apply into the lamp. In this case, a lamp lifetime may be shortened, because a distribution of a lamp enclosure substance inclines toward one side between low voltage terminal (Cold terminal) and high voltage terminal (Hot terminal). When designing the inverter, evaluate asymmetric of lamp working waveform sufficiently.
Pa |
|
Pa - Pb |
× 100 ≤ 5 % |
|
Sa |
|
|||
0 |
Sb |
Pb |
|
|
Sa - Sb |
× 100 ≤ 5 % |
|||
|
||||
Pb |
|
|||
|
Sb |
|
Pa: Supply voltage/current peak for positive, Pb: Supply voltage/current peak for negative Sa: Waveform space for positive part, Sb: Waveform space for negative part.
Note4: The inverter should be designed so that the lamp starting voltage can be maintained for more than 1 second. Otherwise the lamp may not be turned on.
Note5: In case "FO" is not the recommended value, beat noise may display on the screen, because of interference between "FO" and "1/th". Recommended value of "FO" is as following
FO = 14 × th1 × (2n-1)
th: Horizontal cycle (See "4.9 INPUT SIGNAL TIMINGS".)
n:Natural number (1, 2, 3 )
Note6: Method of lamp cable installation may invite fluctuation of lamp current and voltage or asymmetric of lamp working waveform. When designing method of lamp cable installation, evaluate the fluctuation of lamp current, voltage and working waveform sufficiently.
DATA SHEET DOD-PP-0301 (6th edition) |
10 |
NL3224BC35-22
Note7: In case of Inverter with Ballast condenser, "VS" is the voltage level between Ballast condenser and Connector (Refer to the below “Example of measurement”). "VS" should be designed to be more than minimum "VS". Otherwise the lamp may not be turned on because the lamp starting voltage is less than minimum "VS".
Example of measurement
Probe capacity: 3pF (Tektronix, inc.: P6015A)
Ballast condenser
(Lamp side) VS High voltage probe
Transformer |
Connector |
Inverter |
Probe capacity |
This product works, even if the ripple voltage levels are beyond the permissible values as following the table, but there might be noise on the display image.
Power supply voltage |
Ripple voltage |
Note1 |
Unit |
||
(Measure at input terminal of power supply) |
|||||
|
|
|
|||
|
|
|
|
|
|
VCC |
3.3V |
≤ 100 |
|
mVp-p |
|
|
|
|
|
||
5.0V |
≤ 100 |
|
mVp-p |
||
|
|
||||
|
|
|
|
|
Note1: The permissible ripple voltage includes spike noise.
Parameter |
|
Fuse |
Rating |
Fusing current |
Remarks |
|
|
|
|
||||
Type |
|
Supplier |
||||
|
|
|
|
|
||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
VCC |
ICP-S1.8 |
|
ROHM Co., Ltd. |
1.8A |
4.0A |
Note1 |
|
|
|||||
|
50V |
|||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Note1: The power supply capacity should be more than the fusing current. If it is less than the fusing current, the fuse may not blow in a short time, and then nasty smell, smoke and so on may occur.
DATA SHEET DOD-PP-0301 (6th edition) |
11 |
NL3224BC35-22
|
ON |
OFF |
ON |
VCC |
3.0V or 4.75V |
|
|
Note1 |
0V |
|
|
|
|
|
|
|
Tr < 20ms |
|
Toff >200ms |
|
|
|
|
Display signals,
Function signals
Note2
|
VALID period |
0ms < t < 35ms |
0ms < t < 35ms |
Note1: In terms of voltage variation (voltage drop) while VCC rising edge is below 3.0V in "VCC = 3.3V" or 4.75V in "VCC = 5.0V", a protection circuit may work, and then this product may not work.
Note2: Display signals (CLK, Hsync, Vsync, DE, DATA (R0 to R5, G0 to G5, B0 to B5)) and function signals (DPSH, DPSV, Q/V) must be Low or High-impedance, exclude the VALID period (See above sequence diagram), in order to avoid that internal circuits is damaged.
If some of display and function signals of this product are cut while this product is working, even if the signal input to it once again, it might not work normally. VCC should be cut when the display and function signals are stopped.
Note2
Display signals,
Function signals
Note1
VALID period
VDDB
Note1: These are the display and function signals for LCD panel signal processing board.
Note2: The backlight should be turned on within the valid period of display and function signals, in order to avoid unstable data display.
DATA SHEET DOD-PP-0301 (6th edition) |
12 |