These counter circuits contain independent ripple carry
counters and utilize advanced silicon-gate CMOS technology. The MM54HC390/MM74HC390 incorporate dual decade counters, each composed of a divide-by-two and a divide-by-five counter. The divide-by-two and divide-by-five
counters can be cascaded to form dual decade, dual bi-quinary, or various combinations up to a single divide-by-100
counter. The MM54HC393/MM74HC393 contain two 4-bit
ripple carry binary counters, which can be cascaded to create a single divide-by-256 counter.
Each of the two 4-bit counters is incremented on the high to
low transition (negative edge) of the clock input, and each
has an independent clear input. When clear is set high all
four bits of each counter are set to a low level. This enables
count truncation and allows the implementation of divide-byN counter configurations.
Each of the counters outputs can drive 10 low power
Schottky TTL equivalent loads. These counters are func-
January 1988
tionally as well as pin equivalent to the 54LS390/74LS390
and the 54LS393/74LS393, respectively. All inputs are protected from damage due to static discharge by diodes to
V
and ground.
CC
Features
Y
Typical operating frequency: 50 MHz
Y
Typical propagation delay: 13 ns (Ck to QA)
Y
Wide operating supply voltage range: 2 –6V
Y
Low input current:k1 mA
Y
Low quiescent supply current: 80 m A maximum
(74HC Series)
Y
Fanout of 10 LS-TTL loads
MM54HC390/MM74HC390 Dual 4-Bit Decade Counter
MM54HC393/MM74HC393 Dual 4-Bit Binary Counter
Connection Diagrams
Dual-In-Line Package
Top View
Order Number MM54HC390 or MM74HC390
C
1995 National Semiconductor CorporationRRD-B30M105/Printed in U. S. A.
TL/F/5337
TL/F/5337– 1
Order Number MM54HC393 or MM74HC393
Dual-In-Line Package
TL/F/5337– 2
Top View
Absolute Maximum Ratings (Notes1&2)
Operating Conditions
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Supply Voltage (V
CC
)
DC Input Voltage (VIN)
DC Output Voltage (V
OUT
)
Clamp Diode Current (IIK,IOK)
DC Output Current, per pin (I
OUT
)
DC VCCor GND Current, per pin (ICC)
Storage Temperature Range (T
STG
b
b
)
b
0.5 toa7.0V
1.5 to V
CC
0.5 to V
CC
g
g
b
g
65§Ctoa150§C
a
1.5V
a
0.5V
20 mA
25 mA
50 mA
Supply Voltage (V
)26V
CC
DC Input or Output Voltage0V
(V
IN,VOUT
)
Operating Temp. Range (TA)
MM74HC
MM54HC
Input Rise or Fall Times
e
V
2.0V(tr,tf)1000ns
CC
e
V
4.5V500ns
CC
e
V
6.0V400ns
CC
Power Dissipation (PD)
(Note 3)600 mW
S.O. Package only500 mW
Lead Temp. (T
) (Soldering 10 seconds)260§C
L
DC Electrical Characteristics (Note 4)
SymbolParameterConditionsV
CC
A
e
T
25§C
TypGuaranteed Limits
V
IH
Minimum High Level2.0V1.51.51.5V
Input Voltage4.5V3.153.153.15V
6.0V4.24.24.2V
V
IL
Maximum Low Level2.0V0.50.50.5V
Input Voltage**4.5V1.351.351.35V
6.0V1.81.81.8V
V
OH
Minimum High LevelV
Output Voltage
e
VIHor V
l
I
IN
OUT
IL
s
20 mA2.0V2.01.91.91.9V
l
4.5V4.54.44.44.4V
6.0V6.05.95.95.9V
e
V
VIHor V
IN
I
l
OUT
I
l
OUT
l
I
IN
OUT
e
V
OL
Maximum Low LevelV
Output Voltage
IL
s
4.0 mA4.5V4.23.983.843.7V
l
s
5.2 mA6.0V5.75.485.345.2V
l
VIHor V
IL
s
20 mA2.0V00.10.10.1V
l
4.5V00.10.10.1V
6.0V00.10.10.1V
e
V
VIHor V
IN
I
l
OUT
I
l
OUT
I
IN
I
CC
Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.
Note 2: Unless otherwise specified all voltages are referenced to ground.
Note 3: Power Dissipation temperature derating Ð plastic ‘‘N’’ package:
Note 4: For a power supply of 5V
with this supply. Worst case V
I
**V
Maximum InputV
Current
Maximum QuiescentV
Supply CurrentI
g
and VILoccur at V
) occur for CMOS at the higher voltage and so the 6.0V values should be used.
OZ
limits are currently tested at 20% of VCC. The above VILspecification (30% of VCC) will be implemented no later than Q1, CY’89.
IL
IH
e
IN
e
IN
OUT
10% the worst case output voltages (VOH, and VOL) occur for HC at 4.5V. Thus the 4.5V values should be used when designing
IL
s
4.0 mA4.5V0.20.260.330.4V
l
s
5.2 mA6.0V0.20.260.330.4V
l
VCCor GND6.0V
g
0.1
VCCor GND6.0V8.080160mA
e
0 mA
b
12 mW/§C from 65§Cto85§C; ceramic ‘‘J’’ package:b12 mW/§C from 100§Cto125§C.
e
5.5V and 4.5V respectively. (The VIHvalue at 5.5V is 3.85V.) The worst case leakage current (IIN,ICC, and
CC
74HC54HC
eb
T
40 to 85§CT
A
g
1.0
MinMaxUnits
V
§
§
Units
b
b
40
55
eb
A
55 to 125§C
g
CC
a
85
a
125
1.0mA
C
C
2
AC Electrical Characteristics MM54HC390/MM74HC390
e
CC
A
e
5V, T
V
SymbolParameterConditionsTypGuaranteed LimitUnits
f
MAX
t
PHL,tPLH
t
PHL,tPLH
t
PHL,tPLH
t
PHL,tPLH
t
PHL
t
REM
t
W
25§C, C
e
L
15 pF, t
e
e
t
6ns
r
f
Maximum Operating Frequency, Clock A or B5030MHz
Maximum Propagation Delay, Clock A to QAOutput1220ns
Maximum Propagation Delay, Clock A to Q
Connected to Clock B)
(Q
A
C
Maximum Propagation Delay, Clock B to QBor Q
Maximum Propagation Delay, Clock B to Q
C
D
3250ns
1521ns
2032ns
Maximum Propagation Delay, Clear to any Output1528ns
Minimum Removal Time, Clear to Clock
b
25 ns
Minimum Pulse Width, Clear or Clock1016ns
AC Electrical Characteristics C
e
L
50 pF, t
SymbolParameterConditionsV
f
MAX
t
PHL,tPLH
t
PHL,tPLH
t
PHL,tPLH
t
PHL,tPLH
t
PHL
t
REM
t
W
t
THL,tTLH
tr,t
C
PD
C
IN
Note 5: CPDdetermines the no load dynamic power consumption, P
Maximum Operating2.0V543MHz
Frequency4.5V272118MHz
Maximum Propagation2.0V45120150180ns
Delay, Clock A to Q
A
Maximum Propagation2.0V 100290360430ns
Delay, Clock A to Q
Connected to Clock B)6.0V30506275ns
(Q
A
C
Maximum Propagation2.0V50130160195ns
Delay, Clock B to QBor4.5V16263339ns
Q
D
Maximum Propagation2.0V60185230280ns
Delay, Clock B to Q
C
Maximum Propagation2.0V55165210250ns
Delay, Clear to any Q4.5V17334149ns
Minimum Removal Time2.0V252525ns
Clear to Clock4.5V555ns
Minimum Pulse Width2.0V3080100120ns
Clear or Clock4.5V10162024ns
Maximum Output Rise2.0V307595110ns
and Fall Time4.5V8151922ns
Maximum Input Rise2.0V100010001000ns
f
and Fall Time4.5V500500500ns
Power Dissipation(per counter)55pF
Capacitance (Note 5)
Maximum Input Capacitance5101010pF
e
D
e
e
t
6 ns (unless otherwise specified)
r
f
74HC54HC
eb
T
40 to 85§CT
A
A
eb
55 to 125§C
CC
e
T
25§C
A
TypGuaranteed Limits
6.0V312420MHz
4.5V15243035ns
6.0V13212631ns
4.5V35587287ns
6.0V13222833ns
4.5V20374655ns
6.0V17324048ns
6.0V15283542ns
6.0V555ns
6.0V9141820ns
6.0V7131619ns
6.0V400400400ns
2
CPDV
faICCVCC, and the no load dynamic current consumption, I
CC
e
CPDVCCfaICC.
S
Units
3
AC Electrical Characteristics MM54HC393/MM74HC393
e
CC
A
e
5V, T
V
SymbolParameterConditionsTypGuaranteed LimitUnits
f
MAX
t
PHL,tPLH
t
PHL,tPLH
t
PHL,tPLH
t
PHL,tPLH
t
PHL
t
REM
t
W
25§C, C
e
L
15 pF, t
e
e
t
6ns
r
f
Maximum Operating Frequency5030MHz
Maximum Propagation Delay, Clock A to Q
Maximum Propagation Delay, Clock A to Q
Maximum Propagation Delay, Clock A to Q
Maximum Propagation Delay, Clock A to Q
A
B
C
D
1320ns
1935ns
2342ns
2750ns
Maximum Propagation Delay, Clear to any Q1528ns
Minimum Removal Time
b
25 ns
Minimum Pulse Width Clear or Clock1016ns
AC Electrical Characteristics C
e
L
50 pF, t
SymbolParameterConditionsV
f
MAX
t
PHL,tPLH
t
PHL,tPLH
t
PHL,tPLH
t
PHL,tPLH
t
PHL
t
REM
t
W
t
THL,tTLH
tr,t
C
PD
C
IN
Note 5: CPDdetermines the no load dynamic power consumption, P
Maximum Operating2.0V543
Frequency4.5V272118MHz
Maximum Propagation2.0V45120150180ns
Delay Clock A to Q
A
Maximum Propagation2.0V68190240285ns
Delay Clock A to Q
B
Maximum Propagation2.0V90240300360ns
Delay Clock A to Q
C
Maximum Propagation Delay2.0V 100290360430ns
Clock to Q
D
Maximum Propagation2.0V54165210250ns
Delay Clear to any Q4.5V18334149ns
Minimum Clear Removal2.0V252525ns
Time4.5V555ns
Minimum Pulse Width2.0V3080100120ns
Clear or Clock4.5V10162024ns
Maximum Output Rise2.0V307595110ns
and Fall Time4.5V8151922ns
Maximum Input Rise100010001000ns
f
and Fall Time500500500ns
Power Dissipation(per counter)42pF
Capacitance (Note 5)
Maximum Input Capacitance5101010pF
e
D
e
e
t
6 ns (unless otherwise specified)
r
f
74HC54HC
eb
T
40 to 85§CT
A
A
eb
55 to 125§C
CC
e
T
25§C
A
TypGuaranteed Limits
6.0V312420MHz
4.5V15243035ns
6.0V13212631ns
4.5V23384757ns
6.0V20324048ns
4.5V30486072ns
6.0V26415161ns
4.5V35587287ns
6.0V30506275ns
6.0V15283542ns
6.0V555ns
6.0V9141820ns
6.0V7131619ns
400400400ns
2
CPDV
faICCVCC, and the no load dynamic current consumption, I
CC
e
CPDVCCfaICC.
S
Units
4
Logic Timing Waveforms
TL/F/5337– 3
5
6
Physical Dimensions inches (millimeters)
Order Number MM54HC390J, MM54HC393J, MM74HC390J, or MM74HC393J
Order Number MM54HC390J, MM54HC393J, MM74HC390J, or MM74HC393J
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or2. A critical component is any component of a life
systems which, (a) are intended for surgical implantsupport device or system whose failure to perform can
into the body, or (b) support or sustain life, and whosebe reasonably expected to cause the failure of the life
failure to perform, when properly used in accordancesupport device or system, or to affect its safety or
with instructions for use provided in the labeling, caneffectiveness.
be reasonably expected to result in a significant injury
to the user.
National SemiconductorNational SemiconductorNational SemiconductorNational Semiconductor
CorporationEuropeHong Kong Ltd.Japan Ltd.
1111 West Bardin RoadFax: (
Arlington, TX 76017Email: cnjwge@tevm2.nsc.comOcean Centre, 5 Canton Rd.Fax: 81-043-299-2408
Tel: 1(800) 272-9959Deutsch Tel: (
Fax: 1(800) 737-7018English Tel: (
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.