These hex buffers employ complementary MOS to achieve
wide supply operating range, low power consumption, and
high noise immunity. These buffers provide direct interface
from PMOS into CMOS or TTL and direct interface from
CMOS to TTL or CMOS operating at a reduced V
1995 National Semiconductor CorporationRRD-B30M105/Printed in U. S. A.
TL/F/5909
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Min/Max limits apply across temperature range unless otherwise noted
SymbolParameterConditionsMinTypMaxUnits
OUTPUT DRIVE (See 54C/74C Family Characteristics Data Sheet) (Short Circuit Current)
(MM54C901/MM74C901, MM54C903/MM74C903)
I
SOURCE
I
SOURCE
I
SINK
I
SINK
Output Source CurrentV
(P-Channel)T
Output Source CurrentV
(P-Channel)T
Output Sink CurrentV
(N-Channel)T
Output Sink CurrentV
(N-Channel)T
(MM54C902/MM74C902, MM54C904/MM74C904)
I
SOURCE
I
SOURCE
I
SINK
I
SINK
Output Source CurrentV
(P-Channel)T
Output Source CurrentV
(P-Channel)T
Output Sink CurrentV
(N-Channel)T
Output Sink CurrentV
(N-Channel)T
CC
A
CC
A
CC
A
CC
A
CC
A
CC
A
CC
A
CC
A
e
e
e
e
e
e
e
e
e
e
e
e
e
e
e
e
5.0V, V
25§C, V
10V, V
25§C, V
5.0V, V
25§C, V
5.0V, V
25§C, V
5.0V, V
25§C, V
10V, V
25§C, V
5.0V, V
25§C, V
5.0V, V
25§C, V
IN
IN
IN
IN
IN
IN
IN
IN
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
e
0V
e
0V
e
0V
e
0V
e
V
CC
e
V
CC
e
0.4V
e
V
CC
e
0V
e
V
CC
e
0V
e
V
CC
e
V
CC
e
0V
e
0.4V
e
0V
b
5.0mA
b
20mA
9.0mA
3.8mA
b
5.0mA
b
20mA
9.0mA
3.8mA
AC Electrical Characteristics* T
e
A
25§C, C
e
50 pF, unless otherwise noted
L
SymbolParameterConditionsMinTypMaxUnits
MM54C901/MM74C901, MM54C903/MM74C903
t
pd1
t
pd0
C
IN
C
PD
Propagation Delay TimeV
to a Logical ‘‘1’’V
Propagation Delay TimeV
to a Logical ‘‘0’’V
Input CapacitanceAny Input (Note 2)14pF
Power Dissipation Capacity(Note 3) Per Buffer30pF
e
5.0V3870ns
CC
e
10V2230ns
CC
e
5.0V2135ns
CC
e
10V1320ns
CC
MM54C902/MM74C902, MM54C904/MM74C904
t
pd1
t
pd0
C
IN
C
PD
*AC Parameters are guaranteed by DC correlated testing.
Note 1: ‘‘Absolute Maximum Ratings’’ are those values beyond which the safety of the device cannot be guaranteed. Except for ‘‘Operating Temperature Range’’
they are not meant to imply that the devices should be operated at these limits. The table of ‘‘Electrical Characteristics’’ provides conditions for actual device
operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: C
PD
AN-90.
Propagation Delay TimeV
to a Logical ‘‘1’’V
Propagation Delay TimeV
to a Logical ‘‘0’’V
Input CapacitanceAny Input (Note 2)5.0pF
Power Dissipation Capacity(Note 3) Per Buffer50pF
determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note
e
5.0V5790ns
CC
e
10V2740ns
CC
e
5.0V5490ns
CC
e
10V2540ns
CC
3
Logic Diagrams
MM54C901/MM74C901
CMOS to TTL Inverting Buffer
MM54C903/MM74C903
PMOS to TTL or CMOS Inverting Buffer
MM54C902/MM74C902
CMOS to TTL Buffer
Typical Applications
Note: V
TL/F/5909– 3
TL/F/5909– 5
PMOS to CMOS or TTL Interface
s
a
V
CC
V
CC
17V
DD
s
15V
TL/F/5909– 4
MM54C904/MM74C904
PMOS to TTL or CMOS Buffer
TL/F/5909– 6
TL/F/5909– 7
Note: V
CMOS to TTL or CMOS at a Lower V
e
V
CC1
CC2
4
CC
TL/F/5909– 8
AC Test Circuit and Switching Time Waveforms
TL/F/5909– 9
Note: Delays measured with input tr,t
e
20 ns.
f
Typical Performance Characteristics
CMOS to CMOS
TL/F/5909– 10
Typical Propagation Delay
to a Logical ‘‘0’’ for the
MM54C901/MM74C901 and
MM54C903/MM74C903
Typical Propagation Delay
to a Logical ‘‘0’’ for the
MM54C902/MM74C902 and
MM54C904/MM74C904
TL/F/5909– 11
TL/F/5909– 14
Typical Propagation Delay
to a Logical ‘‘1’’ for the
MM54C901/MM74C901 and
M54C903/MM74C903
TL/F/5909– 13
Typical Propagation Delay
to a Logical ‘‘1’’ for the
MM54C902/MM74C902 and
MM54C904/MM74C904
TL/F/5909– 12
5
Physical Dimensions inches (millimeters)
Order Number MM54C901J, MM74C901J, MM54C902J,
Ceramic Dual-In-Line Package (J)
MM74C902J, MM54C903J, MM74C903J, MM54C904J or MM74C904J
NS Package Number J14A
Molded Dual-In-Line Package (N)
Order Number MM54C901N, MM74C901N, MM54C902N,
MM74C902N, MM54C903N, MM74C903N, MM54C904N or MM74C904N
NS Package Number N14A
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or2. A critical component is any component of a life
systems which, (a) are intended for surgical implantsupport device or system whose failure to perform can
into the body, or (b) support or sustain life, and whosebe reasonably expected to cause the failure of the life
failure to perform, when properly used in accordancesupport device or system, or to affect its safety or
with instructions for use provided in the labeling, caneffectiveness.
be reasonably expected to result in a significant injury
to the user.
National SemiconductorNational SemiconductorNational SemiconductorNational Semiconductor
CorporationEuropeHong Kong Ltd.Japan Ltd.
1111 West Bardin RoadFax: (
Arlington, TX 76017Email: cnjwge@tevm2.nsc.comOcean Centre, 5 Canton Rd.Fax: 81-043-299-2408
Tel: 1(800) 272-9959Deutsch Tel: (
Fax: 1(800) 737-7018English Tel: (
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.