Datasheet LMX7300 Datasheet (National Semiconductor)

www.DataSheet4U.com
查询LMP7300供应商
LMP7300 Micropower Precision Comparator and Precision Reference with Adjustable Hysteresis
September 2007
LMP7300 Micropower Precision Comparator and Precision Reference with Adjustable
Hysteresis
General Description
The LMP7300 is a combination comparator and reference with ideal specifications for precision threshold detecting. The precision 2.048V reference comes with a 0.25% maximum error. The comparator features micopower (35 µW), low offset voltage (.75 mV max), and independent adjustable positive and negative hysteresis.
Hysteresis control for the comparator is accomplished through two external pins. The HYSTP pin sets the positive hysteresis and the HYSTN pin sets the negative hysteresis. The comparator design isolates the VIN source impedance and the programmable hysteresis components. This isolation prevents any undesirable interaction allowing the IC to main­tain a precise threshold voltage during level detection.
The combination of low offset voltage, external hysteresis control, and precision voltage reference provides an easy to use micropower precision threshold detector.
The LMP7300 open collector output makes it ideal for mixed voltage system designs. The output voltage upper rail is un­constrained by VCC and can be pulled above VCC to a maxi­mum of 12V. The LMP7300 is a member of the LMP precision amplifier family.
Typical Application
Micropower Precision Battery Low Voltage Detector for 3
Cell Discharge Voltage
Features
(For VS = 5V, typical unless otherwise noted)
Supply current
Propagation delay
Input offset voltage 0.3 mV
CMRR 100 dB
PSRR 100 dB
Positive and negative hysteresis control
Adjustable hysteresis 1 mV/mV
Reference voltage 2.048V
Reference voltage accuracy 0.25%
Reference voltage source current 1 mA
Wide supply voltage range 2.7V to 12V
Operating temperature range ambient −40°C to 125°C
Applications
Precision threshold detection
Battery monitoring
®
Battery management systems
Zero crossing detectors
13 μA
4 μs
LMP® is a registered trademark of National Semiconductor Corporation.
© 2007 National Semiconductor Corporation 201756 www.national.com
20175642
20175646
www.DataSheet4U.com
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/
LMP7300
Distributors for availability and specifications.
Junction Temperature (Note 3) +150°C Soldering Information
Infrared or Convection (20 sec) 235°CWave Soldering Lead Temp. (10 sec) 260°C
ESD Tolerance (Note 2)
Human Body Model 2000VMachine Model 200V
V
Differential ±V
IN
Supply Voltage (VS = V+ – V−)
Voltage at Input/Output Pins V+ + 0.3V, V− − 0.3V
Storage Temperature Range −65°C to +150°C
13.6V
S
Operating Ratings (Note 1)
Temperature Range (Note 3) −40°C to 125°C Supply Voltage (VS = V+ – V−)
Package Thermal Resistance (θJA (Note 3))
8-Pin SOIC 166°C/W 8-Pin MSOP 235°C/W
2.7V to 12V
2.7V Electrical Characteristics (Note 4)
Unless otherwise specified, all limits are guaranteed for TA = 25°C, V+ = 2.7V, V− = 0V, and VCM = V+/2, R C
= 10 pF. Boldface limits apply at the temperature extremes.
LOAD
Symbol Parameter Conditions Min
(Note 6)
I
S
Supply Current R
= Open 9 12
PULLUP
Typ
(Note 5)
Comparator
V
OS
TCV
I
B
I
OS
CMRR Common Mode Rejection Ratio 1V < V
Input Offset Voltage VCM = V+/2 ±0.07 ±0.75
Input Offset Average Drift (Note 8) 1.8
OS
Input Bias Current (Note 7) |VID| < 2.5V
1.2 3
Input Offset Current 0.15 0.5 nA
< 2.7V 80 100
CM
PSRR Power Supply Rejection Ratio V+ = 2.7V to 12V 80 100 dB
V
I
LEAK
HC
I
HYS
T
PD
OL
LIN
Output Low Voltage I
= 10 mA 0.25 0.4
LOAD
Output Leakage Current Comparator Output in High State 1 pA
Hysteresis Control Voltage Linearity
0 < Ref-HYSTP,N < 25 mV 1.000
25 mV < Ref-HYSTP,N < 100 mV 0.950
Hysteresis Leakage Current 1.2 3
Propagation Delay (High to Low)
Overdrive = 10 mV, CL = 10 pF 12 17
Overdrive = 100 mV, CL = 10 pF 4.5 7.6
Reference
V
O
Reference Voltage 2.043 2.048 2.053 V
Line Regulation VCC = 2.7V to 12V 14 80
Load Regulation I
TCV
V
N
Temperature Coefficient −40°C to 125°C 55 ppm/°C
REF/°C
Output Noise Voltage 0.1 Hz to 10 Hz 80
= 0 to 1 mA 0.2 0.5
OUT
10 Hz to 10 kHz 100
PULLUP
(Note 6)
= 100 k,
Max
17
±2
4
0.5
4
Units
μA
mV
μV/°C
nA
dB
V
mV/V
nA
μs
μV/V
mV/mA
μV
PP
μV
RMS
www.national.com 2
www.DataSheet4U.com
5V Electrical Characteristics (Note 4)
Unless otherwise specified, all limits are guaranteed for TA = 25°C, V+ = 5V, V− = 0V, and VCM = V+/2, R 10 pF. Boldface limits apply at the temperature extremes.
Symbol Parameter Conditions Min
(Note 6)
I
S
Supply Current R
= Open 10 13
PULLUP
Typ
(Note 5)
Comparator
V
OS
TCV
I
B
I
OS
CMRR Common Mode Rejection Ratio
Input Offset Voltage VCM = V+/2 ±0.07 ±0.75
Input Offset Average Drift (Note 8) 1.8
OS
Input Bias Current (Note 7) |VID| < 2.5V 1.2 3
Input Offset Current 0.15 0.5 nA
1 VCM 5V
80 100
PSRR Power Supply Rejection Ratio V+ = 2.7V to 12V 80 100 dB
V
OL
I
LEAK
HC
LIN
I
HYS
TPD Propagation Delay
Output Voltage Low I
= 10 mA 0.25 0.4 V
LOAD
Output Leakage Current Comparator Output in High State 1 pA
Hysteresis Control Voltage Linearity
0 < Ref-V
HYS
25 mV < Ref-V
TP,N < 25 mV 1.000
TP,N < 100 mV 0.950
HYS
Hysteresis Leakage Current 1.2 3
Overdrive = 10 mV, CL = 10 pF 12 15
(High to Low)
Overdrive = 100 mV, CL = 10 pF 4 7
Reference
V
O
Reference Voltage 2.043 2.048 2.053 V
Line Regulation VCC = 2.7V to 12V 14 80
Load Regulation I
TCV
V
N
Temperature Coefficient −40°C to 125°C 55 ppm/°C
REF/°C
Output Noise Voltage 0.1 Hz to 10 Hz 80
= 0 to 1 mA 0.2 0.5
OUT
10 Hz to 10 kHz 100
PULLUP
= 100 kΩ, C
Max
(Note 6)
18
±2
4
4
LOAD
Units
μA
mV
μV/°C
nA
dB
mV/V
nA
μs
μV/V
mV/mA
μV
μV
LMP7300
=
PP
RMS
12V Electrical Characteristics (Note 4)
Unless otherwise specified, all limits are guaranteed for TA = 25°C, V+ = 12V, V− = 0V, and VCM = V+/2, R C
= 10 pF. Boldface limits apply at the temperature extremes.
LOAD
Symbol Parameter Conditions Min
(Note 6)
I
S
Supply Current R
= Open 11 14
PULLUP
Typ
(Note 5)
Comparator
V
OS
TCV
I
B
I
OS
CMRR Common Mode Rejection Ratio
Input Offset Voltage VCM = V+/2 ±0.08 ±0.75
Input Offset Average Drift (Note 8) 1.8
OS
Input Bias Current (Note 7) |VID| > 2.5V 1.2 3
Input Offset Current 0.15 0.5 nA
1V V
CM
12V
80 100
PSRR Power Supply Rejection Ratio V+ = 2.7V to 12V 80 100 dB
V
I
LEAK
OL
Output Voltage Low I
= 10 mA 0.25 0.4 V
LOAD
Output Leakage Current Comparator Output in High State 1 pA
3 www.national.com
PULLUP
= 100 k,
Max
(Note 6)
20
±2
4
dB
Units
µA
mV
μV/°C
nA
www.DataSheet4U.com
Symbol Parameter Conditions Min
HC
LIN
LMP7300
I
HYS
Hysteresis Control Voltage Linearity
0 < Ref-V
+HYS
25 mV < Ref-V
TP,N < 25 mV 1.000
TP,N < 100 mV 0.950
+HYS
Hysteresis Leakage Current 1.2 3
(Note 6)
Typ
(Note 5)
Max
(Note 6)
4
TPD Propagation Delay
(High to Low)
Overdrive = 10 mV, CL = 10 pF 11 15
Overdrive = 100 mV, CL = 10 pF 3.5 6.8
Reference
V
O
Reference Voltage TJ = 25°C 2.043 2.048 2.053 V
Line Regulation VCC = 2.7V to 12V 14 80
Load Regulation I
TCV
V
N
Temperature Coefficient −40°C to +125°C 55 ppm/°C
REF/°C
Output Noise Voltage 0.1 Hz to 10 Hz 80
= 0 to 1 mA 0.2 0.5 mV/mA
OUT
10 Hz to 10 kHz 100
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics Tables.
Note 2: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC)
Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).
Note 3: The maximum power dissipation is a function of T PD = (T
Note 4: Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that TJ = TA. No guarantee of parametric performance is indicated in the electrical tables under conditions of internal self-heating where TJ > TA.
Note 5: Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.
Note 6: Limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlations using statistical quality control (SQC) method.
Note 7: Positive current corresponds to current flowing into the device.
Note 8: Offset voltage average drift determined by dividing the change in VOS at temperature extremes, by the total temperature change.
– TA)/ θJA. All numbers apply for packages soldered directly onto a PC Board.
J(MAX)
, θJA. The maximum allowable power dissipation at any ambient temperature is
J(MAX)
Units
mV/V
nA
μs
μV/V
μV
μV
RMS
PP
Ordering Information
Package Part Number Package Marking Transport Media NSC Drawing
8-Pin SOIC
8-Pin MSOP
LMP7300MA
LMP7300MAX 2.5k Units Tape and Reel
LMP7300MM
LMP7300MMX 3.5k Units Tape and Reel
LMP7300MA
C31A
95 Units/Rail
1k Units Tape and Reel
M08A
MUA08A
www.national.com 4
www.DataSheet4U.com
Connection Diagram
LMP7300
8-Pin MSOP/SOIC
Top View
20175606
Pin Descriptions
Pin Name
+IN Non-Inverting
−IN Inverting Comparator
GND Ground This pin may be connected to a negative DC voltage source for applications requiring a dual
OUT Comparator Output The output is an open-collector. It can drive voltage loads by using a pullup resistor, or it can
HYSTN Negative Hysteresis Pin This pin sets the lower trip voltage VIL. The common mode range is from 1V above the
HYSTP Positive Hysteresis pin This pin sets the upper trip voltage VIH. The common mode range is from 1V above the
REF Reference Voltage
V
Description
Comparator Input
Input
Output Pin
+
Positive Supply Terminal
The +IN has a common-mode voltage range from 1V above the negative rail to, and including, the positive rail. Internal ESD diodes, connected from the +IN pin to the rails, protect the input stage from overvoltage. If the input voltage exceeds the rails, the diodes turn on and clamp the input to a safe level.
The −IN has a common-mode voltage range from 1V above the negative rail to, and including, the positive rail. Internal ESD diodes, connected from the −IN pin to the rails, protects the input stage from overvoltage. If the input voltage exceeds the rails, the diodes turn on and clamp the input to a safe level.
supply. If connected to a negative supply, decouple this pin with 0.1 µF ceramic capacitor to ground. The internal reference output voltage is referenced to this pin. GND is the die substrate connection.
drive current loads by sinking a maximum output current. This pin may be taken to a maximum of +12V with respect to the ground pin, irrespective of supply voltage.
negative rail to VCC. The input signal must fall below VIL for the comparator to switch from high to low state.
negative rail to VCC. The input signal must rise above VIH for the comparator to switch from low to high state.
This is the output pin of a 2.048V band gap precision reference.
The supply voltage range is 2.7V to 12V. Decouple this pin with 0.1 μF ceramic capacitor to ground.
5 www.national.com
www.DataSheet4U.com
Typical Performance Characteristics
LMP7300
Supply Current vs. Supply Voltage
20175639
Output Low Voltage vs. Load Current
Output Low Voltage vs. Load Current
20175632
Output Low Voltage vs. Load Current
20175633
Reference Voltage vs. Supply Voltage
20175635
www.national.com 6
20175634
Reference Voltage vs. Source Current
20175636
www.DataSheet4U.com
LMP7300
Reference Voltage vs. Sink Current
20175637
Propagation Delay vs. Overdrive Voltage
Reference Voltage vs. Source Current
20175638
Propagation Delay vs. Overdrive Voltage
20175640
Propagation Delay vs. Overdrive Voltage
20175642
20175641
7 www.national.com
www.DataSheet4U.com
Application Information
GENERAL DESCRIPTION
LMP7300
The LMP7300 is a unique combination of micropower and precision. The open collector comparator has low offset, high CMRR, high PSRR, programmable hysteresis and microamp supply current. The precision 2.048V reference provides a DAC or ADC with an accurate binary divisible voltage. The comparator and reference combination forms an ideal single IC solution for low power sensor or portable applications.
VOLTAGE REFERENCE
The reference output voltage is a band gap derived 2.048V that is trimmed to achieve typically 0.2% accuracy over the full operating temperature range of −40°C to 125°C. The trim procedure employs a curvature correction algorithm to com­pensate for the base emitter thermal nonlinearity inherent in band gap design topologies. The reference accuracy and the set resistor tolerance determine the magnitude and precision of the programmable hysteresis. In situations where refer­ence noise filtering is required a 5 µF capacitor in series with a 190 resistor to ground are recommended.
COMPARATOR
Output Stage
The comparator employs an open collector output stage that can switch microamp loads for micropower precision thresh­old detection to applications requiring activating a solenoid, a lamp, or an LED. The wired-OR type output easily interfaces to TTL, CMOS, or multiple outputs, as in a window comparator application, over a range of 0.5V to 12V. The output is capable of driving greater than 10 mA output current and yet main­taining a saturation voltage below 0.4V over temperature. The supply current increases linearly when driving heavy loads so a pullup resistor of 100 k or greater is recommended for mi­cropower applications.
places the HYSTP and HYSTN pin voltages at V which is approximately the center of their input common mode
– 130 mV
REF
range at 2.7V. For the typical example, a differential input signal voltage, VIN, is applied between INP and INN, the non­inverting and inverting inputs of the comparator. A DC switch or threshold voltage, VTH, is set on the negative input to keep the output off when the signal is above and on when it goes below this level. For a precision threshold tie the INN pin to V
. With the output, off the circuit is in the minimum power
REF
state. Figure 1 through Figure 5 demonstrate the different configurations for setting the upper threshold VIH and the low­er threshold VIL and their relationship to the input trip point V
, by the following formulas.
REF
Fault Detection Rate
The user’s choice of a pullup resistor and capacitive load de­termines the minimum response time and the event detection rate. By optimizing overdrive, the pullup resistor and ca­pactive load fault update rates of 200 kHz to 250 kHz or greater can be achieved.
HYSTERESIS
False triggering on noise coupled into the signal path is a common problem for comparator based threshold detectors. One of the most effective solutions is to add hysteresis. Hys­teresis is a circuit signal path characteristic where an ampli­tude delay is introduced to the normal input. Positive hysteresis forces the signal to pass the normal switch point before the output makes a low to high transition while negative hysteresis does the opposite. This is a memory effect. The comparator behaves differently based on which direction the signal is going.
The LM7300 has been designed with a unique way of intro­ducing hysteresis. The set points are completely independent of each other, the power supply, and the input or output con­ditions. The HYSTP pin sets positive hysteresis and the HYSTN pin sets the negative hysteresis in a simple way using two resistors. The pins can be tied together for the same hys­teresis or tied to separate voltage taps for asymmetric hys­teresis, or tied to the reference for no hysteresis. When the precision reference is used to drive the voltage tap resistor divider precise, stable threshold levels can be obtained. The maximum recommended hysteresis is about 130 mV. This
(a)
(b)
When VID = 0, INN = INP = V
TH
FIGURE 1. Typical Micropower Application to Set
Asymmetric Positive and
Negative Hysteresis of −10 mV, +3 mV
20175607
20175608
www.national.com 8
www.DataSheet4U.com
LMP7300
Figure 2 shows the configuration with no hysteresis when the HYSTP and HYSTN pins are connected together to V This configuration is not recommended because it has the
REF
highest level of false triggers due to the system noise.
(a)
20175611
Figure 3 shows the configuration with symmetric hysteresis
.
when the HYSTP and HYSTN pins are connected to the same voltage that is less than V teresis band around the input threshold voltage V that the positive band is equal to the negative band.
. The two trip points set a hys-
REF
REF
, such
(b)
20175609
FIGURE 2. Typical Configuration for No Hysteresis
(a)
(b)
20175612
FIGURE 3. Symmetric Hysteresis ±5 mV
20175614
9 www.national.com
www.DataSheet4U.com
Figure 4 shows the case for negative hysteresis by biasing only the HYSN pin to a voltage less than V
REF
.
LMP7300
The case for setting only a positive hysteresis is demonstrat­ed in Figure 5.
(a)
(b)
20175618
20175616
FIGURE 4. Typical Configuration for Negative Hysteresis
= −10 mV
(a)
(b)
20175622
20175620
FIGURE 5. Connections for Positive Hysteresis = +10 mV
www.national.com 10
www.DataSheet4U.com
LMP7300
In the general case, as demonstrated with both positive and negative hysteresis bands in Figure 6, noise within these bands will have no affect on the state of the comparator out­put. In Example #1 the noise is well behaved and in band. The output is clean and well behaved. In Example #2, a significant amount of out of band noise is present but due to hysteresis no false triggers occur on the rising positive or falling negative edges. The hysteresis forces the signal level to move higher or lower before the output is set to the opposite state.
20175628
FIGURE 6. Output Response with Input Noise Less than
Hysteresis Band
How Much Hysteresis Is Correct?
An effective way of determining the minimum hysteresis nec­essary for clean switching is to decrease the amount of hys­teresis until false triggering is observed, and then use a multiple of say three times that amount of hysteresis in the final circuit. This is most easily accomplished in the bread-
board phase by making R1 and R2 potentiometers. For appli­cations near or above +100°C a minimum of 5 mV hysteresis is recommended due to peaking of the LMP7300 noise sen­sitivity at high temperatures.
LAYOUT RECOMMENDATIONS
A good PCB layout is always important to reduce output to input coupling. Positive feedback noise reduces performance. For the LMP7300 output coupling is minimized by the unique package pinout. The output is kept away from the non-invert­ing and inverting inputs, the reference and the hysteresis pins.
EVALUATION BOARDS
National Semiconductor provides the following PCB boards as an aid in evaluating the LMP7300 performance.
Device Package Evaluation Board
Ordering ID
LMP7300MA 8-Pin SOIC LMP7300MA-EVAL
LMP7300MM 8-Pin MSOP LMP7300MM-EVAL
WINDOW COMPARATOR
Figure 8 shows two LMP7300s configured as a micropower window detector in a temperature level detection application. The circuit shown monitors the ambient temperature change. If the temperature rises outside the 15°C to 35°C window, ei­ther comparator 1 for high temp, or comparator 2 for low temp, will set low, indicating a fault condition has occurred. The open collector outputs are pulled up separately but can be wire-OR’d for a single fault indication. If the temperature re­turns inside the window it must overcome the 22 mV asym­metric hysteresis band established on either comparator. For the high side the temperature must drop below 34°C and for the low side the temperature must rise above 16°C for the outputs to reset high and remove the fault indication. The temperature is sensed by a 30 kΩ @ 25°C Omega Precision NTC Thermistor #44008 (±0.2% tol).
20175629
FIGURE 7. Temperature Controlled Window Detector to Monitor Ambient Temperature
11 www.national.com
www.DataSheet4U.com
PRECISION HIGH TEMPERATURE SWITCH
The LMP7300 brings accuracy and stability to simple sensor switch applications. Figure 9 shows the LMP7300 setup in a
LMP7300
high temperature switch configuration. The input bridge es­tablishes the trip point at 85°C and the reset temperature at 80°C. The comparator is set up with positive hysteresis of
14.3 mV and no negative hysteresis. When the temperature is rising it trips at 85°C. The 14.3 mV hysteresis allows the temperature to drop to 80°C before reset.
The temperature sensor used is an Omega 44008 Precision NTC Thermistor. The 44008 has an accuracy of ±0.2°C. The resistance at 85°C is 3270.9 and at 80°C is 3840.2. The trip voltage threshold is established by one half of the bridge, which is the ratio of R set by the second half, which is the ratio of the thermistor re­sistance RTH and R
50 µA bridge current to minimize the power in the thermistor.
and R
ADJ
. The resistance values are chosen for
SET
. The input signal bias is
SET
The thermistor specification states it has a 1°C/mW dissipa-
tion error. The reference voltage establishes the supply volt­age for the bridge to make the circuit independent of supply voltage variation. Capacitor C1 establishes a low frequency pole at F tance values chosen C1 should be selected for Fc < 10 Hz.
CORNER
= 1/(2πC1*2(R
SET
//R
)). With the resis-
ADJ
This will limit the thermal noise in the bridge. The accuracy of the circuit can be calculated from the nearest
resistance values chosen. For 1% resistors RADJ is 3.24 k, and R
2.488 mV/C at 85°C. In general, the higher the bridge current
is 78.7 k. The bridge gain becomes
SET
is allowed to be, the higher the bridge gain will be. The actual trip point found during simulation is 85.3°C and the reset point is 80.04°C. With the values chosen the worst case trip tem­perature uncertainty is ±1.451°C and the reset uncertainty is ±1.548°C. Accuracy could be maximized with resistors cho­sen to 0.1% values, 0.1% tolerance and by using the 0.1% model of the Omega 44008 thermistor.
FIGURE 8. Precision High Temperature Switch
MICROPOWER PRECISION BATTERY LOW VOLTAGE DETECTOR
The ability of the LMP7300 to operate at very low supply volt­ages, makes it an ideal choice for low battery detection ap­plication in portable equipment. The circuit in Figure 9 performs the function of low voltage threshold detection in a 3 cell 0.9V discharge voltage, battery monitor application. R1 and R2 are chosen to set the inverting input voltage equal
20175647
to the non-inverting input voltage when the battery voltage is equal to the minimum operating voltage of the system. Here, the very precise reference output voltage is directly connect­ed to the non-inverting input on the comparator and sets an accurate threshold voltage. The hysteresis is set to 0 mV negative and 20 mV positive. The output is off for voltages higher than the minimum V detects a minimum battery voltage condition.
, and turns on when the circuit
BATT
www.national.com 12
20175631
FIGURE 9. Battery Voltage Monitor for 3 Cell Discharge Voltage
www.DataSheet4U.com
Physical Dimensions inches (millimeters) unless otherwise noted
LMP7300
NS Package Number M08A
8-Pin SOIC
NS Package Number MUA08A
8-Pin MSOP
13 www.national.com
www.DataSheet4U.com
Hysteresis
Notes
THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION (“NATIONAL”) PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.
TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL’S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.
EXCEPT AS PROVIDED IN NATIONAL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.
National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.
Copyright© 2007 National Semiconductor Corporation
LMP7300 Micropower Precision Comparator and Precision Reference with Adjustable
For the most current product information visit us at www.national.com
www.national.com
National Semiconductor Americas Customer Support Center
Email: new.feedback@nsc.com Tel: 1-800-272-9959
National Semiconductor Europe Customer Support Center
Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790
National Semiconductor Asia Pacific Customer Support Center
Email: ap.support@nsc.com
National Semiconductor Japan Customer Support Center
Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560
Loading...