LMC6482
CMOS Dual Rail-To-Rail Input and Output Operational
Amplifier
LMC6482 CMOS Dual Rail-To-Rail Input and Output Operational Amplifier
November 1997
General Description
The LMC6482 provides a common-mode range that extends
to both supply rails. This rail-to-rail performance combined
with excellent accuracy, due to a high CMRR, makes it
unique among rail-to-rail input amplifiers.
It is ideal for systems, such as data acquisition, that require
a large input signal range. The LMC6482 is also anexcellent
upgrade for circuits using limited common-mode range amplifiers such as the TLC272 and TLC277.
Maximum dynamic signal range is assured in low voltage
and single supply systems by the LMC6482’s rail-to-rail output swing.TheLMC6482’srail-to-railoutput swing is guaranteed for loads down to 600Ω.
Guaranteed low voltage characteristics and low power dissipation make the LMC6482 especially well-suited for
battery-operated systems.
LMC6482 is also available in MSOP package which is almost half the size of a SO-8 device.
See the LMC6484 data sheet for a Quad CMOS operational
amplifier with these same features.
3V Single Supply Buffer Circuit
Rail-To-Rail Input
Features
(Typical unless otherwise noted)
n Rail-to-Rail Input Common-Mode Voltage Range
(Guaranteed Over Temperature)
n Rail-to-Rail Output Swing (within 20 mV of supply rail,
100 kΩ load)
n Guaranteed 3V, 5V and 15V Performance
n Excellent CMRR and PSRR: 82 dB
n Ultra Low Input Current: 20 fA
n High Voltage Gain (R
n Specified for 2 kΩ and 600Ω loads
n Available in MSOP Package
=
500 kΩ): 130 dB
L
Applications
n Data Acquisition Systems
n Transducer Amplifiers
n Hand-held Analytic Instruments
n Medical Instrumentation
n Active Filter, Peak Detector, Sample and Hold, pH
8-PinLMC6482MNLMC6482AIN,N08ERailLMC6482MN,
Molded DIPLMC6482INLMC6482AIN, LMC6482IN
8-pinLMC6482AIM,M08ARailLMC6482AIM, LMC6482IM
Small OutlineLMC6482IMTape and Reel
8-pinLMC6482AMJ/883J08ARailLMC6482AMJ/883Q5962-9453401MPA
Ceramic DIP
8-pinLMC6482IMMMUA08ARailA10
Mini SOTape and Reel
Drawing
Transport
Media
Package Marking
www.national.com2
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
ESD Tolerance (Note 2)1.5 kV
Differential Input Voltage
Voltage at Input/Output Pin(V
Supply Voltage (V
+−V−
)16V
Current at Input Pin (Note 12)
Current at Output Pin
(Notes 3, 8)
Current at Power Supply Pin40 mA
Lead Temperature
(Soldering, 10 sec.)260˚C
±
Supply Voltage
+
) +0.3V, (V−) −0.3V
±
5mA
±
30 mA
Storage Temperature Range−65˚C to +150˚C
Junction Temperature (Note 4)150˚C
Operating Ratings (Note 1)
Supply Voltage3.0V ≤ V+ ≤ 15.5V
Junction Temperature Range
LMC6482AM−55˚C ≤ T
LMC6482AI, LMC6482I−40˚C ≤ T
Thermal Resistance (θ
)
JA
N Package, 8-Pin Molded DIP90˚C/W
M Package, 8-Pin Surface Mount155˚C/W
MSOP package, 8-Pin Mini SO194˚C/W
≤ +125˚C
J
≤ +85˚C
J
DC Electrical Characteristics
Unless otherwise specified, all limits guaranteed for T
limits apply at the temperature extremes.
SymbolParameterConditionsTyp
V
TCV
Input Offset Voltage0.110.7503.03.0mV
OS
Input Offset Voltage1.0µV/˚C
OS
=
J
25˚C, V
+
=
(Note 5)
5V, V
Average Drift
I
I
C
Input Current(Note 13)0.024.04.010.0pA
B
Input Offset Current(Note 13)0.012.02.05.0pA
OS
Common-Mode3pF
IN
Input Capacitance
R
IN
Input Resistance
CMRRCommon Mode0V ≤ V
+
=
Rejection RatioV
15V676260
0V ≤ V
+
=
V
5V676260
+PSRR Positive Power Supply5V ≤ V
Rejection RatioV
=
O
−PSRR Negative Power Supply−5V ≤ V
Rejection RatioV
V
Input Common-ModeV
CM
=
O
+
=
5V and 15VV
≤ 15.0V82706565dB
CM
≤ 5.0V82706565
CM
+
≤ 15V, V
−
=
0V82706565dB
2.5V676260min
−
≤ −15V, V
+
=
0V82706565dB
−2.5V676260min
>
−
− 0.3− 0.25− 0.25− 0.25V
Voltage RangeFor CMRR ≥ 50 dB000max
+
V
+ 0.3VV++ 0.25V++ 0.25V++ 0.25V
A
Large SignalR
V
=
2kΩSourcing666140120120V/mV
L
Voltage Gain(Notes 7, 13)847260min
Sinking75353535V/mV
=
R
600ΩSourcing300805050V/mV
L
(Notes 7, 13)483025min
Sinking35201515V/mV
−
=
0V, V
CM
+
=
=
/2 and R
V
V
O
>
1M. Boldface
L
LMC6482AILMC6482ILMC6482MUnits
LimitLimitLimit
(Note 6)(Note 6)(Note 6)
1.353.73.8max
max
max
10TeraΩ
min
+
V
+
V
+
V
min
202018min
13108min
www.national.com3
DC Electrical Characteristics (Continued)
25˚C, V
+
=
5V, V
(Note 5)
0.10.180.180.18V
0.30.50.50.5V
0.160.320.320.32V
0.51.01.01.0V
Unless otherwise specified, all limits guaranteed for T
limits apply at the temperature extremes.
=
J
SymbolParameterConditionsTyp
+
V
I
Output SwingV
O
Output Short CircuitSourcing, V
SC
=
5V4.94.84.84.8V
=
R
2kΩto V
L
+
=
V
5V4.74.54.54.5V
=
R
600Ω to V
L
+
=
V
15V14.714.414.414.4V
=
R
2kΩto V
L
+
=
V
15V14.113.413.413.4V
=
R
600Ω to V
L
+
/24.74.74.7min
+
/24.244.244.24min
+
/214.214.214.2min
+
/213.013.013.0min
=
0V20161616mA
O
Current121210min
+
=
V
5VSinking, V
I
Output Short CircuitSourcing, V
SC
=
5V15111111mA
O
=
0V30282828mA
O
Current222220min
+
=
V
15VSinking, V
=
12V30303030mA
O
(Note 8)242422min
I
Supply CurrentBoth Amplifiers1.01.41.41.4mA
S
+
=
V
+5V, V
+
=
/21.81.81.9max
V
O
Both Amplifiers1.31.61.61.6mA
+
=
V
15V, V
O
+
=
/2
V
−
=
0V, V
CM
+
=
=
/2 and R
V
V
O
>
1M. Boldface
L
LMC6482AILMC6482ILMC6482MUnits
LimitLimitLimit
(Note 6)(Note 6)(Note 6)
0.240.240.24max
0.650.650.65max
0.450.450.45max
1.31.31.3max
9.59.58.0min
1.91.92.0max
AC Electrical Characteristics
Unless otherwise specified, all limits guaranteed for T
limits apply at the temperature extremes.
SymbolParameterConditionsTyp
=
J
25˚C, V
+
=
5V, V
(Note 5)
−
=
0V, V
CM
+
=
=
/2, and R
V
V
O
>
1M. Boldface
L
LMC6482AI LMC6482I LMC6482MUnits
LimitLimitLimit
(Note 6)(Note 6)(Note 6)
SRSlew Rate(Note 9)1.31.00.90.9V/µs
0.70.630.54min
+
=
GBWGain-Bandwidth ProductV
φ
G
Phase Margin50Deg
m
Gain Margin15dB
m
15V1.5MHz
Amp-to-Amp Isolation(Note 10)150dB
e
i
n
Input-ReferredF=1 kHz37nV/√Hz
n
Voltage NoiseV
=
1V
cm
Input-ReferredF=1 kHz0.03pA/√Hz
Current Noise
www.national.com4
AC Electrical Characteristics (Continued)
25˚C, V
=
−2
=
4.1 V
=
−2
=
8.5 V
PP
PP
+
=
5V, V
(Note 5)
0.01
0.01
Unless otherwise specified, all limits guaranteed for T
limits apply at the temperature extremes.
=
J
SymbolParameterConditionsTyp
T.H.D.Total Harmonic DistortionF=10 kHz, A
=
R
L
F=10 kHz, A
=
R
L
+
=
V
10 kΩ,V
10 kΩ,V
10V
V
O
V
O
−
=
0V, V
CM
+
=
=
/2, and R
V
V
O
>
1M. Boldface
L
LMC6482AI LMC6482I LMC6482MUnits
LimitLimitLimit
(Note 6)(Note 6)(Note 6)
%
%
DC Electrical Characteristics
Unless otherwise specified, all limits guaranteed for T
Note 1: Absolute Maximum Ratings indicate limts beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.
Note 2: Human body model, 1.5 kΩ in series with 100 pF. All pins rated per method 3015.6 of MIL-STD-883. This is a Class 1 device rating.
L
−20.01
V
=
2V
O
PP
%
www.national.com5
AC Electrical Characteristics (Continued)
Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the
maximum allowed junction temperature of 150˚C. Output currents in excess of
Note 4: The maximum power dissipation is a function of T
−TA)/θJA. All numbers apply for packages soldered directly into a PC board.
Note 5: Typical Values represent the most likely parametric norm.
Note 6: All limits are guaranteed by testing or statistical analysis.
+
Note 7: V
Note 8: Do not short circuit output to V
Note 9: V
Note 10: Input referred, V
Note 11: Connected as voltage Follower with 2V step input. Number specified is the slower of either the positive or negative slew rates.
Note 12: Limiting input pin current is only necessary for input voltages that exceed absolute maximum input voltage ratings.
Note 13: Guaranteed limits are dictated by tester limitations and not device performance. Actual performance is reflected in the typical value.
Note 14: For guaranteed Military Temperature parameters see RETS6482X.
=
+
=
=
15V, V
15V. Connected as Voltage Follower with 10V step input. Number specified is the slower of either the positive or negative slew rates.
CM
7.5V and R
+
connected to 7.5V. For Sourcing tests, 7.5V ≤ VO≤ 11.5V. For Sinking tests, 3.5V ≤ VO≤ 7.5V.
L
+
, when V+is greater than 13V or reliability will be adversely affected.
=
15V and R
=
100 kΩ connected to 7.5V. Each amp excited in turn with 1 kHz to produce V
L
, θJA, and TA. The maximum allowable power dissipation at any ambient temperature is P
J(max)
±
30 mA over long term may adversely affect reliability.
=
O
12 V
=
(T
D
J(max)
.
PP
Typical Performance Characteristics V
specified
Supply Current vs
Supply Voltage
DS011713-40
Sourcing Current vs
Output Voltage
Input Current vs
Temperature
Sourcing Current vs
Output Voltage
=
+15V, Single Supply, T
S
DS011713-41
=
25˚C unless otherwise
A
Sourcing Current vs
Output Voltage
Sinking Current vs
Output Voltage
DS011713-42
DS011713-43
www.national.com6
DS011713-44
DS011713-45
Typical Performance Characteristics V
specified (Continued)
=
+15V, Single Supply, T
S
=
25˚C unless otherwise
A
Sinking Current vs
Output Voltage
Input Voltage Noise
vs Frequency
Input Voltage Noise
vs Input Voltage
DS011713-46
DS011713-49
Sinking Current vs
Output Voltage
Input Voltage Noise
vs Input Voltage
Crosstalk Rejection
vs Frequency
DS011713-47
DS011713-50
Output Voltage Swing vs
Supply Voltage
DS011713-48
Input Voltage Noise
vs Input Voltage
DS011713-51
DS011713-52
DS011713-53
www.national.com7
Typical Performance Characteristics V
specified (Continued)
=
+15V, Single Supply, T
S
=
25˚C unless otherwise
A
Crosstalk Rejection
vs Frequency
CMRR vs
Frequency
CMRR vs
Input Voltage
DS011713-54
DS011713-57
Positive PSRR
vs Frequency
CMRR vs
Input Voltage
∆V
OS
vs CMR
DS011713-55
DS011713-58
Negative PSRR
vs Frequency
CMRR vs
Input Voltage
∆V
OS
vs CMR
DS011713-56
DS011713-59
DS011713-60
www.national.com8
DS011713-61
DS011713-62
Typical Performance Characteristics V
specified (Continued)
=
+15V, Single Supply, T
S
=
25˚C unless otherwise
A
Input Voltage vs
Output Voltage
Open Loop
Frequency Responce
Gain and Phase vs
Capacitive Load
DS011713-63
DS011713-66
Input Voltage vs
Output Voltage
Open Loop Frequency
Response vs Temperature
Gain and Phase vs
Capacitive Load
DS011713-64
DS011713-67
Open Loop
Frequency Response
DS011713-65
Maximum Output Swing
vs Frequency
DS011713-68
Open Loop Output
Impedance vs Frequency
DS011713-69
DS011713-70
DS011713-71
www.national.com9
Typical Performance Characteristics V
specified (Continued)
=
+15V, Single Supply, T
S
=
25˚C unless otherwise
A
Open Loop Output
Impedance vs Frequency
Non-Inverting Large
Signal Pulse Response
Non-Inverting Small
Signal Pulse Response
DS011713-72
DS011713-75
Slew Rate vs
Supply Voltage
Non-Inverting Large
Signal Pulse Response
Non-Inverting Small
Signal Pulse Response
DS011713-73
DS011713-76
Non-Inverting Large
Signal Pulse Response
DS011713-74
Non-Inverting Small
Signal Pulse Response
DS011713-77
Inverting Large
Signal Pulse Response
DS011713-78
www.national.com10
DS011713-79
DS011713-80
Typical Performance Characteristics V
specified (Continued)
=
+15V, Single Supply, T
S
=
25˚C unless otherwise
A
Inverting Large Signal
Pulse Response
Inverting Small Signal
Pulse Response
Stability vs
Capacitive Load
DS011713-81
DS011713-84
Inverting Large Signal
Pulse Response
Inverting Small Signal
Pulse Response
Stability vs
Capacitive Load
DS011713-82
DS011713-85
Inverting Small Signal
Pulse Response
DS011713-83
Stability vs
Capacitive Load
DS011713-86
Stability vs
Capacitive Load
DS011713-87
DS011713-88
DS011713-89
www.national.com11
Typical Performance Characteristics V
specified (Continued)
=
+15V, Single Supply, T
S
=
25˚C unless otherwise
A
Stability vs
Capacitive Load
DS011713-90
Stability vs
Capacitive Load
Application Information
1.0 Amplifier Topology
TheLMC6482incorporatesspeciallydesigned
wide-compliance range current mirrors and the body effect to
extend input common mode range to each supply rail.
Complementary paralleled differential input stages, like the
type used in other CMOS and bipolar rail-to-rail input amplifiers, were not used because of their inherent accuracy problems due to CMRR, cross-over distortion, and open-loop
gain variation.
The LMC6482’s input stage design is complemented by an
output stage capable of rail-to-rail output swing even when
driving a large load. Rail-to-rail output swing is obtained by
taking the output directly from the internal integrator instead
of an output buffer stage.
2.0 Input Common-Mode Voltage Range
Unlike Bi-FET amplifier designs, the LMC6482 does not exhibit phase inversion when an input voltage exceeds the
negative supply voltage.
ceeding both supplies with no resulting phase inversion on
the output.
Figure 1
shows an input voltage ex-
DS011713-91
DS011713-39
FIGURE 2. A±7.5V Input Signal Greatly
Exceeds the 3V Supply in
No Phase Inversion Due to R
Figure 3
Causing
I
Applications that exceed this rating must externally limit the
maximum input current to
as shown in
Figure 3
±
5 mA with an input resistor (RI)
.
DS011713-10
FIGURE 1. An Input Voltage Signal Exceeds the
LMC6482 Power Supply Voltages with
No Output Phase Inversion
The absolute maximum input voltage is 300 mV beyond either supply rail at room temperature. Voltages greatly ex-
Figure 2
ceeding this absolute maximum rating, as in
, can
cause excessive current to flow in or out of the input pins
possibly affecting reliability.
www.national.com12
DS011713-11
FIGURE 3. RIInput Current Protection for
Voltages Exceeding the Supply Voltages
3.0 Rail-To-Rail Output
The approximated output resistance of the LMC6482 is
180Ω sourcing and 130Ω sinking at Vs=3V and 110Ω
sourcing and 80Ω sinking at Vs=5V. Using the calculated
output resistance, maximum output voltage swing can be estimated as a function of load.
4.0 Capacitive Load Tolerance
The LMC6482 can typically directly drive a 100 pF load with
=
V
15V at unity gain without oscillating. The unity gain fol-
S
lower is the most sensitive configuration. Direct capacitive
loading reduces the phase margin of op-amps. The combi-
Application Information (Continued)
nation of the op-amp’s output impedance and the capacitive
load induces phase lag. This results in either an underdamped pulse response or oscillation.
Capacitive load compensation can be accomplished using
resistive isolation as shown in
nique is useful for isolating the capacitive inputs of multiplexers and A/D converters.
FIGURE 4. Resistive Isolation
of a 330 pF Capacitive Load
Figure 4
. This simple tech-
DS011713-17
DS011713-16
FIGURE 7. Pulse Response of
LMC6482 Circuit in
Figure 6
5.0 Compensating for Input
Capacitance
It is quite common to use large values of feedback resistance with amplifiers that have ultra-low input current, like
the LMC6482. Large feedback resistors can react with small
values of input capacitance due to transducers, photodiodes, and circuits board parasitics to reduce phase
margins.
DS011713-18
FIGURE 5. Pulse Response of
the LMC6482 Circuit in
Figure 4
Improved frequency response is achieved by indirectly driv-
Figure 6
ing capacitive loads, as shown in
.
DS011713-15
FIGURE 6. LMC6482 Noninverting Amplifier,
Compensated to Handle a 330 pF Capacitive Load
R1 and C1 serve to counteract the loss of phase margin by
feeding forward the high frequency component of the output
signal back to the amplifiers inverting input, thereby preserving phase margin in the overall feedback loop. The values of
R1 and C1 are experimentally determined for the desired
pulse response. The resulting pulse response can be seen in
Figure 7
.
DS011713-19
FIGURE 8. Canceling the Effect of Input Capacitance
The effect of input capacitance can be compensated for by
adding a feedback capacitor. The feedback capacitor (as in
Figure 8
), Cf, is first estimated by:
or
≤ R2C
R
1CIN
f
which typically provides significant overcompensation.
Printed circuit board stray capacitance may be larger or
smaller than that of a bread-board, so the actual optimum
value for C
checked on the actual circuit. (Refer to the LMC660 quad
may be different. The values of Cfshould be
f
CMOS amplifier data sheet for a more detailed discussion.)
www.national.com13
Application Information (Continued)
6.0 Printed-Circuit-Board Layout for High-Impedance
Work
It is generally recognized that any circuit which must operrate with less than 1000 pA of leakage current requires special layout of the PC board. When one wishes to take advantage of the ultra-low input current of the LMC6482, typically
less than 20 fA, it is essential to have an excellent layout.
Fortunately, the techniques of obtaining low leakages are
quite simple. First, the user must not ignore the surface leakage of the PC board, even through it may sometimes appear
acceptably low, because under conditions of high humidity or
dust or contamination, the surface leakage will be appreciable.
To minimize the effect of any surface leakage, lay out a ring
of foil completely surrounding the LM6482’s inputs and the
terminals of capacitors, diodes, conductors, resistors, relay
terminals, etc. connected to the op-amp’s inputs, as in
ure 9
. To have a significant effect, guard rings should be
placed on both the top and bottom of the PC board. This PC
foil must then be connected to a voltage which is at the same
voltage as the amplifier inputs, since no leakage current can
flow between two points at the same potential. For example,
a PC board trace-to-pad resistance of 10
12
Ω, which is normally considered a very large resistance, could leak 5 pA if
the trace were a 5V bus adjacent to the pad of the input. This
would cause a 250 times degradation from the LMC6482’s
actual performance. However, if a guard ring is held within 5
mV of the inputs, then even a resistance of 10
cause only 0.05 pA of leakage current. See
typical connections of guard rings for standard op-amp
configurations.
11
Ω would
Figure 10
Fig-
for
DS011713-21
Inverting Amplifier
DS011713-22
Non-Inverting Amplifier
DS011713-23
Follower
FIGURE 10. Typical Connections of Guard Rings
The designer should be aware that when it is inappropriate
to lay out a PC board for the sake of just a few circuits, there
is another technique which is even better than a guard ring
on a PC board: Don’t insert the amplifier’s input pin into the
board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may
have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the
effort ofusing point-to-pointup-in-the-airwiring.
See
Figure 11
.
DS011713-20
FIGURE 9. Example of Guard Ring in P.C. Board
Layout
www.national.com14
(Input pins are lifted out of PC board and soldered directly to components.
All other pins connected to PC board.)
DS011713-24
FIGURE 11. Air Wiring
Application Information (Continued)
7.0 Offset Voltage Adjustment
Offset voltage adjustment circuits are illustrated in
Figure 13
. Large value resistances and potentiometers are
used to reduce power consumption while providing typically
±
2.5 mV of adjustment range, referred to the input, for both
configurations with V
=
±
5V.
S
FIGURE 12. Inverting Configuration
Offset Voltage Adjustment
Figure 12
DS011713-25
DS011713-26
FIGURE 13. Non-Inverting Configuration
Offset Voltage Adjustment
8.0 Upgrading Applications
The LMC6484 quads and LMC6482 duals have industry
standard pin outs to retrofit existing applications. System
performance can be greatly increased by the LMC6482’s
features. The key benefit of designing in the LMC6482 is increased linear signal range. Most op-amps have limited input common mode ranges. Signals that exceed this range
generate a non-linear output response that persists long after the input signal returns to the common mode range.
Linear signal range is vital in applications such as filters
where signal peaking can exceed input common mode
ranges resulting in output phase inverison or severe distortion.
9.0 Data Acquisition Systems
Low power, single supply data acquisition system solutions
are provided by buffering the ADC12038 with the LMC6482
(
Figure 14
). Capable of using the full supply range, the
LMC6482 does not require input signals to be scaled down
to meet limited common mode voltage ranges. The
LMC4282 CMRR of 82 dB maintains integral linearity of a
12-bit data acquisition system to
±
0.325 LSB. Other
rail-to-rail input amplifiers with only 50 dB of CMRR will degrade the accuracy of the data acquisition system to only 8
bits.
www.national.com15
Application Information (Continued)
FIGURE 14. Operating from the same
Supply Voltage, the LMC6482 buffers the
ADC12038 maintaining excellent accuracy
10.0 Instrumentation Circuits
The LMC6482 has the high input impedance, large
common-mode range and high CMRR needed for designing
instrumentation circuits. Instrumentation circuits designed
with the LMC6482 can reject a larger range of
common-mode signals than most in-amps. This makes instrumentation circuits designed with the LMC6482 an excellent choice of noisy or industrial environments. Other appli-
DS011713-28
cations that benefit from these features include analytic
medical instruments, magnetic field detectors, gas detectors,
and silicon-based tranducers.
A small valued potentiometer is used in series with R
the differential gain of the 3 op-amp instrumentation circuit in
Figure 15
. This combination is used instead of one large val-
g
to set
ued potentiometer to increase gain trim accuracy and reduce
error due to vibration.
FIGURE 15. Low Power 3 Op-Amp Instrumentation Amplifier
A 2 op-amp instrumentation amplifier designed for a gain of
100 is shown in
www.national.com16
Figure 16
. Low sensitivity trimming is made
DS011713-29
Application Information (Continued)
for offset voltage, CMRR and gain. Low cost and low power
consumption are the main advantages of this two op-amp
circuit.
A spice macromodel is available for the LMC6482. This
model includes accurate simulation of:
Input common-mode voltage range
•
Frequency and transient response
•
GBW dependence on loading conditions
•
Quiescent and dynamic supply current
•
Output swing dependence on loading conditions
•
and many more characteristics as listed on the macromodel
disk.
Contact your local National Semiconductor sales office to
obtain an operational amplifier spice model library disk.
Higher frequency and larger common-mode range applications are best facilitated by a three op-amp instrumentation
amplifier.
DS011713-30
Typical Single-Supply Applications
DS011713-31
FIGURE 17. Half-Wave Rectifier
with Input Current Protection (RI)
DS011713-32
FIGURE 18. Half-Wave Rectifier Waveform
The circuit in
tify a sinusoid centered about ground. R
the amplifier caused by the input voltage exceeding the sup-
Figure 17
uses a single supply to half wave rec-
limits current into
I
ply voltage. Full wave rectification is provided by the circuit in
Figure 19
.
DS011713-33
FIGURE 19. Full Wave Rectifier
with Input Current Protection (R
)
I
www.national.com17
Typical Single-Supply Applications (Continued)
FIGURE 20. Full Wave Rectifier Waveform
DS011713-34
FIGURE 21. Large Compliance Range Current Source
FIGURE 22. Positive Supply Current Sense
www.national.com18
DS011713-35
DS011713-36
Typical Single-Supply Applications (Continued)
DS011713-37
FIGURE 23. Low Voltage Peak Detector with Rail-to-Rail Peak Capture Range
Figure 23
In
is primarily determined by the value of C
effect on droop.
The LMC6482’s high CMRR (82 dB) allows excellent accuracy throughout the circuit’s rail-to-rail dynamic capture range.
dielectric absorption and leakage is minimized by using a polystyrene or polyethylene hold capacitor. The droop rate
and diode leakage current. The ultra-low input current of the LMC6482 has a negligible
H
DS011713-38
FIGURE 24. Rail-to-Rail Sample and Hold
DS011713-27
FIGURE 25. Rail-to-Rail Single Supply Low Pass Filter
The low pass filter circuit in
Figure 25
can be used as an anti-aliasing filter with the same voltage supply as the A/D converter.
Filter designs can also take advantage of the LMC6482 ultra-low input current. The ultra-low input current yields negligible offset
error even when large value resistors are used. This in turn allows the use of smaller valued capacitors which take less board
space and cost less.
LMC6482 CMOS Dual Rail-To-Rail Input and Output Operational Amplifier
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant
into the body, or (b) support or sustain life, and
whose failure to perform when properly used in
accordance with instructions for use provided in the
2. A critical component is any component of a life
support device or system whose failure to perform
can be reasonably expected to cause the failure of
the life support device or system, or to affect its
safety or effectiveness.
labeling, can be reasonably expected to result in a
significant injury to the user.
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.