DS55107/DS75107/DS75108/DS75208
Dual Line Receivers
DS55107/DS75107/DS75108/DS75208 Dual Line Receivers
January 1996
General Description
The products described herein are TTL compatible dual
high speed circuits intended for sensing in a broad range of
system applications. While the primary usage will be for line
receivers of MOS sensing, any of the products may effectively be used as voltage comparators, level translators,
window detectors, transducer preamplifiers, and in other
sensing applications. As digital line receivers the products
are applicable with the SN55109/SN75109 and mA75110/
DS75110 companion drivers, or may be used in other balanced or unbalanced party-line data transmission systems.
The improved input sensitivity and delay specifications of
the DS75208 make it ideal for sensing high performance
MOS memories as well as high sensitivity line receivers and
voltage comparators.
Input protection diodes are incorporated in series with the
collectors of the differential input stage. These diodes are
Connection Diagram
Dual-In-Line Package
useful in certain applications that have multiple V
plies or V
a
supplies that are turned off.
CC
CC
Features
Y
Diode protected input stage for power ‘‘OFF’’ condition
Y
17 ns typ high speed
Y
TTL compatible
Y
g
10 mV org25 mV input sensitivity
Y
g
3V input common-mode range
Y
High input impedance with normal VCC,orV
Y
Strobes for channel selection
Y
Dual circuits
Y
Sensitivity gntd. over full common-mode range
Y
Logic input clamp diodesÐmeets both ‘‘A’’ and ‘‘B’’
version specifications
Y
g
5V standard supply voltages
CC
e
a
sup-
0V
Top View
Order Number DS75107M, DS75107N, DS75107AM, DS75107AN,
DS75108M, DS75108N or DS75208N
See NS Package Number M14A or N14A
For Complete Military 883 Specifications, see RETS Datasheet.
Order Number DS55107AJ/883
See NS Package Number J14A
Selection Guide
Temperature
Package
Input Sensitivity
Output Logic
b
x
55§CsT
x
x
v
s
a
125§C0§CsT
A
Cavity DipCavity or Molded Dip
g
25 mV
g
TTL Active Pull-UpDS55107DS75107
TTL Open CollectorDS75108 DS75208
C
1996 National Semiconductor CorporationRRD-B30M36/Printed in U. S. A.
TL/F/9446
s
A
25 mVg10 mV
TL/F/9446– 1
a
70§C
http://www.national.com
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Note 1: ‘‘Absolute Maximum Ratings’’ are those values beyond which the safety of the device cannot be guaranteed. Except for ‘‘Operating Temperature Range’’
they are not meant to imply that the devices should be operated at these limits. The table of ‘‘Electrical Characteristics’’ provides conditions for actual device
operation.
Note 2. Unless otherwise specified min/max limits apply across the
the DS75107, DS75108 and DS75208. All typical values are for T
Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown
as max or min on absolute value basis.
CC
CC
a
b
4.5V5V5.5V4.75V5V5.25V
b
4.5V
b
55§Cto
b
5V
b
55§Ctoa125§C temperature range for the DS55107 and across the 0§Ctoa70§C range for
e
25§C and V
A
b
5.5V
a
125§C0
e
5V.
CC
b
4.75V
Cto
§
DS75107,
DS75108, DS75208
b
5V
b
5.25V
a
70§C
DS55107/DS75107, DS75108
s
Electrical Characteristics
T
MIN
SymbolParameterConditionsMinTypMaxUnits
I
IH
I
IL
I
IH
IILLow Level Input CurrentV
I
IH
IILLow Level Input Current into SV
V
V
I
OH
I
OS
I
CCH
I
CCH
V
High Level Input CurrentV
into A1, B1, A2 or B2V
Low Level Input CurrentV
into A1, B1, A2 or B2V
High Level Input CurrentV
into G1 or G2V
into G1 or G2V
High Level Input Current into S V
High Level Output VoltageV
OH
Low Level Output VoltageV
OL
High Level Output CurrentV
Short Circuit Output CurrentV
High Logic Level SupplyV
a
Current from V
High Logic Level SupplyV
b
Current from V
Input Clamp Voltage on G or S V
I
CC
CC
CC
ID
CC
ID
CC
CC
CC
IL(S)
CC
V
CC
CC
V
IL(S)
CC
I
LOAD
V
IC
CC
I
SINK
V
IC
CC
V
OH
CC
(Notes 2 and 3)
CC
V
ID
CC
V
ID
CC
I
IN
s
T
T
A
MAX
e
Max, V
a
e
0.5V, V
e
a
eb
2V, V
e
a
e
b
e
a
e
0.4V
e
a
e
b
e
a
e
0.4V
e
a
eb
eb
3V to 3V, (Note 3)
e
a
e
16 mA, V
eb
3V to 3V
e
a
e
Max V
e
a
e
a
e
25 mV, T
e
a
e
25 mV, T
e
a
eb
12 mA, T
b
CC
eb
IC
Max, V
b
CC
eb
IC
Max,V
Max
Max, V
b
CC
Max,V
Max
Max, V
b
CC
Min, V
b
CC
400 mA, V
Min, V
b
CC
ID
Min, V
b
CC
, (Note 4)
a
CC
Max, V
b
CC
Max, V
b
CC
e
A
Max, V
b
CC
e
A
Min, V
b
CC
e
A
(Notes 2, 3)
e
Max,
3V to 3V
e
Max,
3V to 3V
e
2.4V40mA
IH(S)
V
Max V
e
e
e
ID
e
eb
e
e
e
25§C
e
25§C
e
25§C
Max,
Max,
Min,
e
Min,
Min
Max,
Max,
Max,
Min,
IH(S)
IH(S)
V
IH(S)
25 mV,2.4V
25 mV,0.4V
a
CC
e
2.4V80mA
e
Max V
a
CC
b
18
b
3075mA
1830mA
8.4b15mA
b1b
b
10mA
1mA
b
1.6mA
2mA
b
3.2mA
250mA
b
70mA
1.5V
http://www.national.com2
Switching Characteristics V
CC
e
5V, V
a
CC
b
eb
5V, T
e
25§C
A
SymbolParameterConditionsMinTypMaxUnits
t
PLH(D)
Propagation Delay Time, Low toR
High Level, from Differential(Note 1)
L
e
390X,C
Inputs A and B to Output
t
PHL(D)
Propagation Delay Time, High toR
Low Level, from Differential(Note 1)
L
e
390X,C
Inputs A and B to Output
t
PLH(S)
Propagation Delay Time, Low toR
High Level, from Strobe Input G
L
e
390X,C
or S to Output
t
PHL(S)
Propagation Delay Time, High toR
Low Level, from Strobe Input G
L
e
390X,C
or S to Output
Note 1: Differential input isa100 mV tob100 mV pulse. Delays read from 0 mV on input to 1.5V on output.
Note 2: Only one output at a time should be shorted.
Note 3: DS55107/DS75107 only.
Note 4: DS75108 only.
e
50 pF,(Note 3)1725ns
L
(Note 4)1925ns
e
50 pF,(Note 3)1725ns
L
(Note 4)1925ns
e
50 pF(Note 3)1015ns
L
(Note 4)1320ns
e
50 pF(Note 3)815ns
L
(Note 4)1320ns
DS75208
s
CC
ID
CC
ID
CC
CC
CC
IL(S)
CC
V
CC
CC
V
IL(S)
CC
I
SINK
V
IC
CC
V
OH
CC
V
ID
CC
V
ID
CC
I
IN
A
a
e
a
eb
a
b
a
e
a
b
a
e
a
e
eb
a
e
a
e
a
e
a
eb
a
70§C
e
Max, V
0.5V, V
e
Max, V
2V, V
e
Max,V
e
Max
e
Max, V
0.4V
e
Max,V
e
Max
e
Max, V
0.4V
e
Min, V
16 mA, V
3V to 3V
e
Min, V
Max V
e
Max, V
10 mV, T
e
Max, V
10 mV, T
e
Min, V
12 mA, T
IC
IC
CC
e
Max,
b
CC
eb
3V to 3V
e
Max,
b
CC
eb
3V to 3V
e
2.4V40mA
IH(S)
e
Max V
V
IH(S)
e
Max,
b
CC
e
IH(S)
e
V
IH(S)
e
Max,
b
CC
e
Min,
b
CC
eb
10 mV,0.4V
ID
e
Min,
b
CC
a
e
Max,
b
CC
e
25§C
A
e
Max,
b
CC
e
25§C
A
e
Min,
b
CC
e
25§C
A
a
CC
2.4V80mA
Max V
a
CC
3075mA
1830mA
b
8.4
b
1
b
b
b
250mA
b
b
10mA
1mA
1.6mA
2mA
3.2mA
15mA
1.5V
Electrical Characteristics
0§CsT
SymbolParameterConditionsMinTypMaxUnits
I
IH
I
IL
I
IH
High Level Input CurrentV
into A1, B1, A2 or B2V
Low Level Input CurrentV
into A1, B1, A2 or B2V
High Level Input CurrentV
into G1 or G2V
IILLow Level Input CurrentV
into G1 or G2V
I
IH
High Level Input Current into SV
IILLow Level Input Current into SV
V
I
OH
I
CCH
I
CCH
V
OL
I
Low Level Output VoltageV
High Level Output CurrentV
High Logic Level SupplyV
a
Current from V
High Logic Level SupplyV
b
Current from V
CC
CC
a
b
Input Clamp Voltage on G or SV
http://www.national.com3
Switching Characteristics V
CC
e
5V, V
a
CC
b
eb
5V, T
e
25§C
A
SymbolParameterConditionsMinTypMaxUnits
t
PLH(D)
Propagation Delay Time, Low-to-R
High Level, from Differential35ns
e
L
470X,C
e
15 pF, (Note 1)
L
Inputs A and B to Output
t
PHL(D)
Propagation Delay Time, High-to-R
Low Level, from Differential20ns
e
L
470X,C
e
15 pF, (Note 1)
L
Inputs A and B to Output
t
PLH(S)
Propagation Delay Time, Low-to-R
High Level, from Strobe Input G17ns
e
L
470X,C
e
15 pF
L
or S to Output
t
PHL(S)
Propagation Delay Time, High-to-R
Low Level, from Strobe Input G17ns
e
L
470X,C
e
15 pF
L
or S to Output
Note 1: Differential input isa10 mV tob30 mV pulse. Delays read from 0 mV on input to 1.5V on output.
Voltage Waveforms
Typical Applications
Basic Balanced-Line Transmission System
http://www.national.com4
TL/F/9446– 12
TL/F/9446– 2
Typical Applications (Continued)
Data-Bus or Party-Line System
APPLICATION
The DS55107, DS75107 dual line circuits are designed specifically for use in high speed data transmission systems
that utilize balanced, terminated transmission lines such as
twisted-pair lines. The system operates in the balanced
mode, so that noise induced on one line is also induced on
the other. The noise appears common mode at the receiver
input terminals where it is rejected. The ground connection
between the line driver and receiver is not part of the signal
circuit so that system performance is not affected by circulating ground currents.
The unique driver output circuit allows terminated transmission lines to be driven at normal line impedances. High
speed system operation is ensured since line reflections are
virtually eliminated when terminated lines are used. Crosstalk is minimized by low signal amplitudes and low line impedances.
The typical data delay in a system is approximately (30
1.3L) ns, where L is the distance in feet separating the driver and receiver. This delay includes one gate delay in both
the driver and receiver.
Data is impressed on the balanced-line system by unbalancing the line voltages with the driver output current. The driven line is selected by appropriate driver input logic levels.
The voltage difference is approximately:
j
V
DIFF
High series line resistance will cause degradation of the signal. The receivers, however, will detect signals as low as
(/2 I
O(on)
c
R
T
(1)
25 mV (or less). For normal line resistances, data may be
recovered from lines of several thousand feet in length.
Line termination resistors (R
treme ends of the line. For short lines, termination resistors
) are required only at the ex-
T
at the receiver only may prove adequate. The signal amplitude will then be approximately:
j
I
O(on)
c
R
T
V
DIFF
The strobe feature of the receivers and the inhibit feature of
the drivers allow the DS55107, DS75107 dual line circuits to
be used in data-bus or party-line systems. In these applications, several drivers and receivers may share a common
transmission line. An enabled driver transmits data to all
enabled receivers on the line while other drivers and receivers are disabled. Data is thus time multiplexed on the transmission line. The DS55107, DS75107 device specifications
allow widely varying thermal and electrical environments at
the various driver and receiver locations. The data-bus sys-
a
tem offers maximum performance at minimum cost.
The DS55107, DS75107 dual line circuits may also be used
in unbalanced or single line systems. Although these systems do not offer the same performance as balanced systems for long lines, they are adequate for very short lines
where environment noise is not severe.
The receiver threshold level is established by applying a DC
reference voltage to one receiver input terminal. The signal
from the transmission line is applied to the remaining input.
The reference voltage should be optimized so that signal
TL/F/9446– 3
(2)
http://www.national.com5
Typical Applications (Continued)
swing is symmetrical about it for maximum noise margin.
The reference voltage should be in the range of
a
3.0V. It can be provided by a voltage supply or by a volt-
age divider from an available supply voltage.
Unbalanced or Single-Line Systems
b
3.0V to
DS75108 Wired-OR Output Connections
TL/F/9446– 4
Precautions in the Use of DS1603, DS3603, DS55107,
DS75107, DS75108 and DS75208 Dual Line Receivers
The following precaution should be observed when using or
testing DS55107, DS75107 line circuits.
When only one receiver in a package is being used, at least
one of the differential inputs of the unused receiver should
be terminated at some voltage between
b
3.0V anda3.0V,
preferably at ground. Failure to do so will cause improper
operation of the unit being used because of common bias
circuitry for the current sources of the two receivers.
The DS55107, DS75107 and DS75108 line receivers feature a common mode input voltage range of
g
3.0V. This
satisfies the requirements for all but the noisiest system applications. For these severe noise environments, the common mode range can be extended by the use of external
input attenuators. Common mode input voltages can in this
way be reduced to
g
3.0V at the receiver input terminals.
Differential data signals will be reduced proportionately. Input sensitivity, input impedance and delay times will be adversely affected.
The DS75108 line receivers feature an open-collector-output circuit that can be connected in the DOT-OR logic configuration with other DS75108 outputs. This allows a level of
logic to be implemented without addtional logic delay.
Increasing Common Mode Input
Voltage Range of Receiver
TL/F/9446– 6
Circuit Differences Between ‘‘A’’ and Standard Devices
The difference between the ‘‘A’’ and standard devices is
shown in the following schematics of the input stage.
‘‘A’’ Devices
TL/F/9446– 7
Standard Devices
TL/F/9446– 5
http://www.national.com6
TL/F/9446– 8
Typical Applications (Continued)
The input protection diodes are useful in certain party-line
systems which may have multiple V
in which case, may be operated with some of the V
plies turned off. In such a system, if a supply is turned off
and allowed to go to ground, the equivalent input circuit
connected to that supply would be as follows:
‘‘A’’ Devices
Standard Devices
a
power supplies and,
TL/F/9446– 9
TL/F/9446– 10
a
sup-
Schematic Diagrams
DS55107/DS75107, DS75108, DS75208
This would be a problem in specific systems which might
possibly have the transmission lines biased to some potential greater than 1.4V. Since this is not a widespread application problem, both the ‘‘A’’ and standard devices will be
available. The ratings and characteristic specifications of
the ‘‘A’’ devices are the same as those of the standard
devices.
The DS55107A feature the ‘‘A’’ device input stage.
Note 1: (/2 of the dual circuit is shown.
Note 2: *Indicates connections common to second half of dual circuit.
Note 3: Components shown with dash lines are applicable to the DS55107, DS75207 and DS75107 only.
Order Number DS75107N, DS75107AN, DS75108N or DS75208N
Molded Dual-In-Line Package (N)
NS Package Number N14A
DS55107/DS75107/DS75108/DS75208 Dual Line Receivers
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or2. A critical component is any component of a life
systems which, (a) are intended for surgical implantsupport device or system whose failure to perform can
into the body, or (b) support or sustain life, and whosebe reasonably expected to cause the failure of the life
failure to perform, when properly used in accordancesupport device or system, or to affect its safety or
with instructions for use provided in the labeling, caneffectiveness.
be reasonably expected to result in a significant injury
to the user.
National SemiconductorNational SemiconductorNational SemiconductorNational Semiconductor
CorporationEuropeHong Kong Ltd.Japan Ltd.
1111 West Bardin RoadFax:
Arlington, TX 76017Email: europe.support@nsc.comOcean Centre, 5 Canton Rd.Fax: 81-043-299-2408
Tel: 1(800) 272-9959Deutsch Tel:
Fax: 1(800) 737-7018English Tel:
http://www.national.com
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
Fran3ais Tel:
Italiano Tel:a49 (0) 180-534 16 80Fax: (852) 2736-9960