The DS25CP152 is a 3.125 Gbps 2x2 LVDS crosspoint switch
optimized for high-speed signal routing and switching over
lossy FR-4 printed circuit board backplanes and balanced cables. Fully differential signal paths ensure exceptional signal
integrity and noise immunity. The non-blocking architecture
allows connections of any input to any output or outputs.
Wide input common mode range allows the switch to accept
signals with LVDS, CML and LVPECL levels; the output levels
are LVDS. A very small package footprint requires a minimal
space on the board while the flow-through pinout allows easy
board layout. Each differential input and output is internally
terminated with a 100Ω resistor to lower device return losses,
reduce component count and further minimize board space.
Typical Application
Features
DC - 3.125 Gbps low jitter, low skew, low power operation
GND5, DAPPowerGround pin and Device Attach Pad (DAP) ground.
www.national.com2
1, 2,
3, 4
12, 11,
10, 9
I/O, TypePin Description
I, LVDSInverting and non-inverting high speed LVDS input pins.
O, LVDSInverting and non-inverting high speed LVDS output pins.
Switch configuration pins. There is a 20 kΩ pulldown resistor on
each pin.
Output enable pins. There is a 20 kΩ pulldown resistor on each
pin.
30021802
DS25CP152
Absolute Maximum Ratings (Note 4)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Supply Voltage−0.3V to +4V
LVCMOS Input Voltage−0.3V to (VCC + 0.3V)
LVDS Input Voltage−0.3V to +4V
LVDS Differential Input Voltage0V to 1.0V
LVDS Output Voltage−0.3V to (VCC + 0.3V)
LVDS Differential Output Voltage0V to 1.0V
LVDS Output Short Circuit Current
Duration
Junction Temperature+150°C
Storage Temperature Range−65°C to +150°C
Lead Temperature Range
Soldering (4 sec.)+260°C
Maximum Package Power Dissipation at 25°C
SQA Package2.99W
Derate SQA Package23.9 mW/°C above +25°C
5 ms
Package Thermal Resistance
θ
θ
JA
JC
+41.8°C/W
+6.9°C/W
ESD Susceptibility
HBM (Note 1)
MM (Note 2)
CDM (Note 3)
Note 1: Human Body Model, applicable std. JESD22-A114C
Output Short Circuit Current (Note 8)OUT to GND-35-55mA
OUT to V
CC
Output CapacitanceAny LVDS Output Pin to GND
Output Termination ResistorBetween OUT+ and OUT-
755mA
1.2pF
100
SUPPLY CURRENT
I
I
CC
CCZ
Supply CurrentEN0 = EN1 = High6477mA
Supply Current with Outputs DisabledEN0 = EN1 = Low2329mA
Note 4: “Absolute Maximum Ratings” indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability
and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in
the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the
device should not be operated beyond such conditions.
Note 5: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified
or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.
Note 6: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except VOD andΔVOD.
Note 7: Typical values represent most likely parametric norms for VCC = +3.3V and TA = +25°C, and at the Recommended Operation Conditions at the time of
product characterization and are not guaranteed.
Note 8: Output short circuit current (IOS) is specified as magnitude only, minus sign indicates direction only.
Ω
www.national.com4
AC Electrical Characteristics
Over recommended operating supply and temperature ranges unless otherwise specified (Notes 9, 10)
SymbolParameterConditionsMinTypMaxUnits
LVDS OUTPUT AC SPECIFICATIONS
t
PLHD
t
PHLD
t
SKD1
t
SKD2
t
SKD3
t
LHT
t
HLT
t
ON
t
OFF
t
SEL
JITTER PERFORMANCE (Note 11)
t
RJ1
t
RJ2
t
DJ1
t
DJ2
t
TJ1
t
TJ2
Differential Propagation Delay Low to
High (Note 11)
Differential Propagation Delay High to
RL = 100Ω
340500ps
344500ps
Low (Note 11)
Pulse Skew |t
PLHD
− t
PHLD
|
435ps
(Notes 11, 12)
Channel to Channel Skew
1240ps
(Notes 11, 13)
Part to Part Skew
50150ps
(Notes 11, 14)
Rise Time (Note 11)
Fall Time (Note 11)65120ps
Output Enable Time
Output Disable Time
Select Time
Random Jitter (RMS Value)
(Note 15)
Deterministic Jitter (Peak to Peak)
(Note 16)
Total Jitter (Peak to Peak)
(Note 17)
RL = 100Ω
ENn = LH to output active
ENn = HL to output inactive
SELn LH or HL to output
VID = 350 mV
VCM = 1.2V
Clock (RZ)
VID = 350 mV
VCM = 1.2V
K28.5 (NRZ)
VID = 350 mV
VCM = 1.2V
PRBS-23 (NRZ)
2.5 Gbps0.51ps
3.125 Gbps0.51ps
2.5 Gbps825ps
3.125 Gbps319ps
2.5 Gbps0.040.08
3.125 Gbps0.030.09
65120ps
720
512ns
3.512ns
UI
UI
DS25CP152
μs
P-P
P-P
Note 9: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified
or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.
Note 10: Typical values represent most likely parametric norms for VCC = +3.3V and TA = +25°C, and at the Recommended Operation Conditions at the time of
product characterization and are not guaranteed.
Note 11: Specification is guaranteed by characterization and is not tested in production.
Note 12: t
going edge of the same channel.
Note 13: t
all outputs).
Note 14: t
devices at the same VCC and within 5°C of each other within the operating temperature range.
Note 15: Measured on a clock edge with a histogram and an acummulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.
Note 16: Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is subtracted
algebraically.
Note 17: Measured on an eye diagram with a histogram and an acummulation of 3500 histogram hits. Input stimulus jitter is subtracted.
, |t
− t
SKD1
PLHD
, Channel to Channel Skew, is the difference in propagation delay (t
SKD2
, Part to Part Skew, is defined as the difference between the minimum and maximum differential propagation delays. This specification applies to
SKD3
|, Pulse Skew, is the magnitude difference in differential propagation delay time between the positive going edge and the negative
PHLD
or t
PLHD
) among all output channels in Broadcast mode (any one input to
PHLD
5www.national.com
DC Test Circuits
DS25CP152
FIGURE 1. Differential Driver DC Test Circuit
AC Test Circuits and Timing Diagrams
30021820
30021821
FIGURE 2. Differential Driver AC Test Circuit
30021822
FIGURE 3. Propagation Delay Timing Diagram
FIGURE 4. LVDS Output Transition Times
30021823
www.national.com6
Functional Description
The DS25CP152 is a 3.125 Gbps 2x2 LVDS digital crosspoint
switch optimized for high-speed signal routing and switching
TABLE 1. Switch Configuration Truth Table
S1S0OUT1OUT0
00IN0IN0
01IN0IN1
10IN1IN0
11IN1IN1
TABLE 2. Output Enable Truth Table
EN1EN0OUT1OUT0
00DisabledDisabled
01DisabledEnabled
10EnabledDisabled
11EnabledEnabled
DS25CP152
over lossy FR-4 printed circuit board backplanes and balanced cables.
7www.national.com
Input Interfacing
The DS25CP152 accepts differential signals and allows simple AC or DC coupling. With a wide common mode range, the
DS25CP152 can be DC-coupled with all common differential
DS25CP152
drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers. Note that the DS25CP152 inputs are internally
terminated with a 100Ω resistor.
Typical LVDS Driver DC-Coupled Interface to DS25CP152 Input
Typical CML Driver DC-Coupled Interface to DS25CP152 Input
30021831
30021832
Typical LVPECL Driver DC-Coupled Interface to DS25CP152 Input
www.national.com8
30021833
Output Interfacing
The DS25CP152 outputs signals that are compliant to the
LVDS standard. Its outputs can be DC-coupled to most common differential receivers. The following figure illustrates typical DC-coupled interface to common differential receivers
and assumes that the receivers have high impedance inputs.
While most differential receivers have a common mode input
range that can accomodate LVDS compliant signals, it is recommended to check respective receiver's data sheet prior to
Typical Performance
DS25CP152
A 3.125 Gbps NRZ PRBS-7 After 2"
30021851
Differential FR-4 Stripline
V:100 mV / DIV, H:50 ps / DIV
Total Jitter as a Function of Input Common Mode Voltage
Power Managementwww.national.com/powerFeedbackwww.national.com/feedback
Switching Regulatorswww.national.com/switchers
LDOswww.national.com/ldo
LED Lightingwww.national.com/led
PowerWisewww.national.com/powerwise
Serial Digital Interface (SDI) www.national.com/sdi
Temperature Sensorswww.national.com/tempsensors
Wireless (PLL/VCO)www.national.com/wireless
THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION
(“NATIONAL”) PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY
OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO
SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS,
IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS
DOCUMENT.
DS25CP152 3.125 Gbps LVDS 2x2 Crosspoint Switch
TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT
NATIONAL’S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL
PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR
APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND
APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE
NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.
EXCEPT AS PROVIDED IN NATIONAL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO
LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE
AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR
PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY
RIGHT.
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR
SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL
COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and
whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected
to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform
can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.
National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other
brand or product names may be trademarks or registered trademarks of their respective holders.