ADC088S022
8-Channel, 50 kSPS to 200 kSPS, 8-Bit A/D Converter
ADC088S022 8-Channel, 50 kSPS to 200 kSPS, 8-Bit A/D Converter
General Description
The ADC088S022 is a low-power, eight-channel CMOS 8-bit
analog-to-digital converter specified for conversion throughput rates of 50 kSPS to 200 kSPS. The converter is based on
a successive-approximation register architecture with an internal track-and-hold circuit. It can be configured to accept
up to eight input signals at inputs IN0 through IN7.
The output serial data is straight binary and is compatible
with several standards, such as SPI
™
, and many common DSP serial interfaces.
IRE
The ADC088S022 may be operated with independent ana-
log and digital supplies. The analog supply (V
from +2.7V to +5.25V, and the digital supply (V
from +2.7V to V
+5V supply is 0.9 mW and 5.5 mW, respectively. The powerdown feature reduces the power consumption to 0.03 µW
using a +3V supply and 0.15 µW using a +5V supply.
The ADC088S022 is packaged in a 16-lead TSSOP package. Operation over the extended industrial temperature
range of −40˚C to +105˚C is guaranteed.
. Normal power consumption using a +3V or
A
™
, QSPI™, MICROW-
) can range
A
) can range
D
Connection Diagram
Features
n Eight input channels
n Variable power management
n Independent analog and digital supplies
n SPI/QSPI/MICROWIRE/DSP compatible
n Packaged in 16-lead TSSOP
Key Specifications
n Conversion Rate50 kSPS to 200 kSPS
n DNL (V
n INL (V
n Power Consumption
A=VD
— 3V Supply0.9 mW (typ)
— 5V Supply5.5 mW (typ)
= 2.7V to 5.25V)
A=VD
= 2.7V to 5.25V)
±
0.2 LSB (max)
±
0.2 LSB (max)
Applications
n Automotive Navigation
n Portable Systems
n Medical Instruments
n Mobile Communications
n Instrumentation and Control Systems
20166705
Ordering Information
Order CodeTemperature RangeDescription
ADC088S022CIMT−40˚C to +105˚C16-Lead TSSOP Package
ADC088S022CIMTX−40˚C to +105˚C16-Lead TSSOP Package, Tape & Reel
ADC088S022EVALEvaluation Board
TRI-STATE®is a trademark of National Semiconductor Corporation.
MICROWIRE
QSPI
is a trademark of National Semiconductor Corporation.
™
and SPI™are trademarks of Motorola, Inc.
Block Diagram
ADC088S022
Pin Descriptions
Pin No.SymbolDescription
ANALOG I/O
4 - 11IN0 to IN7Analog inputs. These signals can range from 0V to V
DIGITAL I/O
16SCLK
15DOUT
14DIN
1CS
POWER SUPPLY
2V
13V
3AGNDThe ground return for the analog supply and signals.
12DGNDThe ground return for the digital supply and signals.
20166707
.
REF
Digital clock input. The guaranteed performance range of
frequencies for this input is 8 MHz to 16 MHz. This clock
directly controls the conversion and readout processes.
Digital data output. The output samples are clocked out of this
pin on the falling edges of the SCLK pin.
Digital data input. The ADC088S022’s Control Register is
loaded through this pin on rising edges of the SCLK pin.
Chip select. On the falling edge of CS, a conversion process
begins. Conversions continue as long as CS is held low.
Positive analog supply pin. This voltage is also used as the
reference voltage. This pin should be connected to a quiet
A
+2.7V to +5.25V source and bypassed to GND with 1 µF and
0.1 µF monolithic ceramic capacitors located within 1 cm of
the power pin.
Positive digital supply pin. This pin should be connected to a
D
+2.7V to V
monolithic ceramic capacitor located within 1 cm of the power
supply, and bypassed to GND with a 0.1 µF
A
pin.
www.national.com2
ADC088S022
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Analog Supply Voltage V
Digital Supply Voltage V
A
D
Voltage on Any Pin to GND−0.3V to V
Input Current at Any Pin (Note 3)
Package Input Current(Note 3)
Power Dissipation at T
= 25˚CSee (Note 4)
A
ESD Susceptibility (Note 5)
Human Body Model
Machine Model
Soldering Temperature, Infrared,
10 seconds (Note 6)260˚C
Junction Temperature+150˚C
−0.3V to 6.5V
−0.3V to VA+ 0.3V,
max 6.5V
+0.3V
A
±
10 mA
±
20 mA
2500V
250V
Operating Ratings (Notes 1, 2)
Operating Temperature
Supply Voltage+2.7V to +5.25V
V
A
V
Supply Voltage+2.7V to V
D
Digital Input Voltage0V to V
Analog Input Voltage0V to V
Clock Frequency0.8 MHz to 3.2 MHz
−40˚C ≤ T
+105˚C
Package Thermal Resistance
Packageθ
16-lead TSSOP on
4-layer, 2 oz. PCB
Soldering process must comply with National Semiconductor’s Reflow Temperature Profile specifications. Refer to
www.national.com/packaging. (Note 6)
The following specifications apply for VA=VD= +2.7V to +5.25V, AGND = DGND = 0V, f
= 50 kSPS to 200 kSPS, and CL= 50pF, unless otherwise noted. Boldface limits apply for TA=T
The following specifications apply for VA=VD= +2.7V to +5.25V, AGND = DGND = 0V, f
= 50 kSPS to 200 kSPS, and CL= 50pF, unless otherwise noted. Boldface limits apply for TA=T
= 25˚C.
T
A
ADC088S022
SymbolParameterConditionsTypical
DIGITAL INPUT CHARACTERISTICS
V
IH
V
IL
I
IN
C
IND
Input High Voltage
Input Low Voltage0.8V (max)
Input CurrentVIN=0VorV
Digital Input Capacitance24pF (max)
V
V
DIGITAL OUTPUT CHARACTERISTICS
V
OH
V
OL
I
OZH,IOZL
C
OUT
Output High VoltageI
Output Low VoltageI
Hi-Impedance Output Leakage
Current
Hi-Impedance Output Capacitance
(Note 8)
SOURCE
SINK
Output CodingStraight (Natural) Binary
POWER SUPPLY CHARACTERISTICS (C
V
A,VD
Analog and Digital Supply VoltagesVA≥ V
=10pF)
L
VA=VD= +2.7V to +3.6V,
f
SAMPLE
V
f
SAMPLE
VA=VD= +2.7V to +3.6V,
f
SCLK
V
f
SCLK
I
A+ID
Total Supply Current
Normal Mode ( CS low)
Total Supply Current
Shutdown Mode (CS high)
VA=VD= +3.0V
Power Consumption
Normal Mode ( CS low)
P
C
Power Consumption
Shutdown Mode (CS high)
f
SAMPLE
V
f
SAMPLE
VA=VD= +3.0V
f
SCLK
V
f
SCLK
AC ELECTRICAL CHARACTERISTICS
f
MINMinimum Clock Frequency0.8MHz (min)
SCLK
f
SCLK
f
S
t
CONVERT
Maximum Clock Frequency163.2MHz (max)
Sample Rate
Continuous Mode
Conversion (Hold) Time13SCLK cycles
DCSCLK Duty Cycle
t
ACQ
Acquisition (Track) Time3SCLK cycles
Throughput TimeAcquisition Time + Conversion Time16SCLK cycles
t
AD
Aperture Delay4ns
= +2.7V to +3.6V2.1V (min)
A=VD
= +4.75V to +5.25V2.4V (min)
A=VD
D
= 200 µA,VD− 0.5V (min)
= 200 µA to 1.0 mA,0.4V (max)
D
= 1 MSPS, fIN=40kHz
= +4.75V to +5.25V,
A=VD
= 1 MSPS, fIN=40kHz
= 0 kSPS
= +4.75V to +5.25V,
A=VD
= 0 kSPS
= 1 MSPS, fIN=40kHz
= +5.0V
A=VD
= 1 MSPS, fIN=40kHz
= 0 kSPS
= +5.0V
A=VD
= 0 kSPS
SCLK
±
1000200kSPS (max)
= 0.8 MHz to 3.2 MHz, f
to T
MIN
MAX
Limits
(Note 7)
0.01
±
1µA (max)
±
1µA (max)
SAMPLE
: all other limits
Units
24pF (max)
2.7V (min)
5.25V (max)
0.30.74mA (max)
1.11.55mA (max)
10nA
30nA
0.92.2mW (max)
5.57.8mW (max)
0.03µW
0.15µW
50kSPS (min)
3040% (min)
7060% (max)
www.national.com4
ADC088S022 Timing Specifications
The following specifications apply for VA=VD= +2.7V to 5.25V, AGND = DGND = 0V, f
50 kSPS to 200 kSPS, and C
= 50pF. Boldface limits apply for TA=T
L
MIN
to T
MAX
SymbolParameterConditionsTypical
t
CSH
t
CSS
t
t
DACC
t
DHLD
t
t
t
t
t
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is
functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed
specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test
conditions.
Note 2: All voltages are measured with respect to GND = 0V, unless otherwise specified.
Note 3: When the input voltage at any pin exceeds the power supplies (that is, V
The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two.
Note 4: The absolute maximum junction temperature (T
junction-to-ambient thermal resistance (θ
TSSOP, θ
of this device under normal operation is a maximum of 12 mW. The values for maximum power dissipation listed above will be reached only when theADC088S022
is operated in a severe fault condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed).
Obviously, such conditions should always be avoided.
Note 5: Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through ZERO ohms
Note 6: Reflow temperature profiles are different for lead-free packages.
Note 7: Tested limits are guaranteed to National’s AOQL (Average Outgoing Quality Level).
Note 8: Data sheet min/max specification limits are guaranteed by design, test, or statistical analysis.
Note 9: Clock may be in any state (high or low) when CS goes high. Setup and hold restrictions apply only to CS going low.
CS Hold Time after SCLK Rising
Edge
CS Setup Time prior to SCLK Rising
Edge
CS Falling Edge to DOUT enabled530ns (max)
EN
DOUT Access Time after SCLK
Falling Edge
DOUT Hold Time after SCLK Falling
Edge
DIN Setup Time prior to SCLK
DS
Rising Edge
DIN Hold Time after SCLK Rising
DH
Edge
SCLK High Time
CH
SCLK Low Time
CL
CS Rising Edge to DOUT
DIS
High-Impedance
), and the ambient temperature (TA), and can be calculated using the formula PDMAX=(TJmax − TA)/θJA. In the 16-pin
is 96˚C/W, so PDMAX = 1,200 mW at 25˚C and 625 mW at the maximum operating ambient temperature of 105˚C. Note that the power consumption
JA
JA
(Note 9)010ns (min)
(Note 9)510ns (min)
DOUT falling2.420ns (max)
DOUT rising0.920ns (max)
<
AGND or V
IN
max) for this device is 150˚C. The maximum allowable power dissipation is dictated by TJmax, the
J
>
VAor VD), the current at that pin should be limited to 10 mA.
IN
= 0.8 MHz to 3.2 MHz, f
SCLK
: all other limits TA= 25˚C.
Limits
(Note 7)
1727ns (max)
4ns (typ)
310ns (min)
310ns (min)
0.4 x
t
SCLK
0.4 x
t
SCLK
SAMPLE
Units
ns (min)
ns (min)
ADC088S022
=
www.national.com5
Timing Diagrams
ADC088S022
20166751
FIGURE 1. ADC088S022 Operational Timing Diagram
FIGURE 2. ADC088S022 Serial Timing Diagram
20166750
FIGURE 3. SCLK and CS Timing Parameters
20166706
www.national.com6
Loading...
+ 11 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.