
查询54F379供应商查询54F379供应商
54F/74F379
Quad Parallel Register with Enable
54F/74F379 Quad Parallel Register with Enable
August 1995
General Description
The ’F379 is a 4-bit register with buffered common Enable.
This device is similar to the ’F175 but features the common
Enable rather than common Master Reset.
Commercial Military
74F379PC N16E 16-Lead (0.300×Wide) Molded Dual-In-Line
54F379DM (QB) J16A 16-Lead Ceramic Dual-In-Line
74F379SC (Note 1) M16A 16-Lead (0.300×Wide) Molded Small Outline, JEDEC
74F379SJ (Note 1) M16D 16-Lead (0.300×Wide) Molded Small Outline, EIAJ
54F379FM (QB) W16A 16-Lead Cerpack
54F379LM (QB) E20A 20-Lead Ceramic Leadless Chip Carrier, Type C
Note 1: Devices also available in 13×reel. Use suffixeSCX and SJX.
Package
Number
Logic Symbols
IEEE/IEC
Pin Assignment
DIP, SOIC and Flatpak
Features
Y
Edge triggered D-type inputs
Y
Buffered positive edge-triggered clock
Y
Buffered common enable input
Y
True and complement outputs
Y
Guaranteed 4000V minimum ESD protection
Package Description
Connection Diagrams
Pin Assignment
for LCC
TL/F/9527– 1
TL/F/9527– 5
TL/F/9527– 3
TRI-STATEÉis a registered trademark of National Semiconductor Corporation.
C
1995 National Semiconductor Corporation RRD-B30M115/Printed in U. S. A.
TL/F/9527
TL/F/9527– 2

Unit Loading/Fan Out
54F/74F
Pin Names Description
E Enable Input (Active LOW) 1.0/1.0 20 mA/b0.6 mA
D
0–D3
CP Clock Pulse Input (Active Rising Edge) 1.0/1.0 20 mA/
Data Inputs 1.0/1.0 20 mA/b0.6 mA
Q0–Q3Flip-Flop Outputs 50/33.3b1 mA/20 mA
Q
0–Q3
Complement Outputs 50/33.3b1 mA/20 mA
U.L. Input I
HIGH/LOW Output IOH/I
IH/IIL
b
0.6 mA
OL
Functional Description
The ’F379 consists of four edge-triggered D-Type flip-flops
with individual D inputs and Q and Q
(CP) and Enable (E
When the E
) inputs are common to all flip-flops.
is input HIGH, the register will retain the present
data independent of the CP input. The D
change when the clock is in either state, provided that the
recommended setup and hold times are observed.
outputs. The Clock
and E inputs can
n
Truth Table
Inputs Outputs
E CP D
H L XNCNC
LLHH L
LLLLH
e
H
HIGH Voltage Level
e
LOW Voltage Level
L
e
Immaterial
X
e
LOW-to-HIGH Transition
L
e
No Change
NC
n
Logic Diagram
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
Q
n
Q
TL/F/9527– 4
n
2

Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Storage Temperature
Ambient Temperature under Bias
Junction Temperature under Bias
Plastic
Pin Potential to
V
CC
Ground Pin
Input Voltage (Note 2)
Input Current (Note 2)
Voltage Applied to Output
in HIGH State (with V
Standard Output
CC
e
TRI-STATEÉOutput
0V)
b
65§Ctoa150§C
b
55§Ctoa125§C
b
55§Ctoa175§C
b
55§Ctoa150§C
b
0.5V toa7.0V
b
0.5V toa7.0V
b
30 mA toa5.0 mA
b
0.5V to V
b
0.5V toa5.5V
Current Applied to Output
in LOW State (Max) twice the rated I
(mA)
OL
ESD Last Passing Voltge (Min) 4000V
Note 1: Absolute maximum ratings are values beyond which the device may
be damaged or have its useful life impaired. Functional operation under
these conditions is not implied.
Note 2: Either voltage limit or current limit is sufficient to protect inputs.
DC Electrical Characteristics
Symbol Parameter
V
V
V
V
V
I
IH
I
BVI
I
CEX
V
I
OD
I
IL
I
OS
I
CCL
IH
IL
CD
OH
OL
ID
Input HIGH Voltage 2.0 V Recognized as a HIGH Signal
Input LOW Voltage 0.8 V Recognized as a LOW Signal
Input Clamp Diode Voltage
Output HIGH 54F 10% V
Voltage 74F 10% V
Output LOW 54F 10% V
Voltage 74F 10% V
Input HIGH 54F 20.0
Current 74F 5.0
Input HIGH Current 54F 100
Breakdown Test 74F 7.0
Output HIGH 54F 250
Leakage Current 74F 50
Input Leakage
Test All Other Pins Grounded
Output Leakage
Circuit Current All Other Pins Grounded
Input LOW Current
Output Short-Circuit Current
Power Supply Current 28 40 mA Max V
74F 5% V
74F 4.75 V 0.0
74F 3.75 mA 0.0
Min Typ Max
2.5 I
CC
2.5 V Min I
CC
2.7 I
CC
CC
CC
b
CC
60
Recommended Operating
Conditions
Free Air Ambient Temperature
Military
Commercial 0
Supply Voltage
Military
Commercial
54F/74F
b
Units V
b
1.2 V Min I
0.5
0.5 I
CC
V Min
mA Max
mA Max
mA Max
b
0.6 mA Max V
150 mA Max V
I
V
V
V
I
V
IN
OH
OH
OH
OL
OL
ID
eb
IN
IN
OUT
e
IOD
IN
OUT
O
eb
eb
eb
e
e
e
e
e
1.9 mA
e
e
e
e
20 mA
20 mA
2.7V
7.0V
0.5V
LOW
Conditions
18 mA
V
150 mV
0V
b
55§Ctoa125§C
Ctoa70§C
§
a
4.5V toa5.5V
a
4.5V toa5.5V
1mA
1mA
1mA
CC
3