Datasheet 54AC, 74AC378 Datasheet (National Semiconductor)

查询54AC378供应商

54AC/74AC378
Parallel D Register with Enable

54AC/74AC378 Parallel D Register with Enable

March 1993

General Description

The ’AC378 is a 6-bit register with a buffered common En­able. This device is similar to the ’AC174, but with common
Enable rather than common Master Reset.

Features

Y

6-bit high-speed parallel register

Y

Positive edge-triggered D-type inputs

Y

Fully buffered common clock and enable inputs

Y

Input clamp diodes limit high-speed termination effects

Y

Standard Military Drawing (SMD)
Ð ’AC378: 5962-91605

Logic Symbols Connection Diagrams

IEEE/IEC

Pin Assignment for

DIP, SOIC and Flatpak

TL/F/10231– 1

TL/F/10231– 2

Pin Assignment

for LCC

TL/F/10231– 3

TL/F/10231– 4

Pin Names Description

E Enable Input (Active LOW)
D

0–D5

CP Clock Pulse Input (Active Rising Edge)
Q

0–Q5

FACTTMis a trademark of National Semiconductor Corporation.

C

1995 National Semiconductor Corporation RRD-B30M75/Printed in U. S. A.

Data Inputs

Outputs

TL/F/10231

Functional Description

The ’AC378 consists of six edge-triggered D-type flip-flops
with individual D inputs and Q inputs. The Clock (CP) and
Enable (E

) inputs are common to all flip-flops.

When the E input is LOW, new data is entered into the
register on the LOW-to-HIGH transition of the CP input.
When the E

input is HIGH the register will retain the present

data independent of the CP input.

Logic Diagram

Truth Table

Inputs Output

E CP D

n

H L X No Change
L L HH
LLLL

e

H

HIGH Voltage Level

e

LOW Voltage Level

L

e

Immaterial

X

e

LOW-to-HIGH Clock Transition

L

Q

n

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

TL/F/10231– 5

2

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.

b

0.5V to V

b

0.5V to V

b

0.5V toa7.0V

b
a

a

CC

b
a

a

CC

20 mA
20 mA

0.5V

20 mA
20 mA

0.5V

Supply Voltage (V

DC Input Diode Current (IIK)

eb

V

0.5V

I

e

V

V

I

CC

)

CC

a

0.5V

DC Input Voltage (VI)

DC Output Diode Current (IOK)

eb

V

0.5V

O

e

V

a

V

CC

0.5V

O

DC Output Voltage (VO)

DC Output Source

or Sink Current (I

)

O

g

50 mA

DC VCCor Ground Current

per Output Pin (I

Storage Temperature (T

Junction Temperature (T

CDIP 175

CC

or I

GND

STG

J

)

)

b

)

PDIP 140

Note 1: Absolute maximum ratings are those values beyond which damage
to the device may occur. The databook specifications should be met, without
exception, to ensure that the system design is reliable over its power supply,
temperature, and output/input loading variables. National does not recom­mend operation of FACT

TM

circuits outside databook specifications.

g

50 mA

65§Ctoa150§C

C

§

C

§

DC Characteristics for ’AC Family Devices

74AC 54AC 74AC

V

Symbol Parameter

V

IH

Minimum High Level 3.0 1.5 2.1 2.1 2.1 V
Input Voltage 4.5 2.25 3.15 3.15 3.15 V or V

(V)

CC

5.5 2.75 3.85 3.85 3.85

V

IL

Maximum Low Level 3.0 1.5 0.9 0.9 0.9 V
Input Voltage 4.5 2.25 1.35 1.35 1.35 V or V

5.5 2.75 1.65 1.65 1.65

V

OH

Minimum High Level 3.0 2.99 2.9 2.9 2.9 I
Output Voltage 4.5 4.49 4.4 4.4 4.4 V

5.5 5.49 5.4 5.4 5.4

3.0 2.56 2.4 2.46

4.5 3.86 3.7 3.76 V I

5.5 4.86 4.7 4.76

V

OL

Maximum Low Level 3.0 0.002 0.1 0.1 0.1 I
Output Voltage 4.5 0.001 0.1 0.1 0.1 V

5.5 0.001 0.1 0.1 0.1

3.0 0.36 0.5 0.44 12 mA

4.5 0.36 0.5 0.44 V I

5.5 0.36 0.5 0.44 24 mA

I

IN

*All outputs loaded; thresholds on input associated with output under test.

Maximum Input
Leakage Current

5.5

ea

T

25§C

A

b

55§Ctoa125§Cb40§Ctoa85§C

Typ Guaranteed Limits

g

0.1

Recommended Operating
Conditions

Supply Voltage (VCC)

’AC 2.0V to 6.0V

Input Voltage (V

Output Voltage (VO) 0VtoV

Operating Temperature (TA)

74AC
54AC

Minimum Input Edge Rate (DV/Dt)

’AC Devices
V

from 30% to 70% of V

IN

V

CC

e

T

A

g

1.0

) 0VtoV

I

b

40§Ctoa85§C

b

55§Ctoa125§C

@

3.3V, 4.5V, 5.5V 125 mV/ns

T

CC

e

A

g

1.0 mA

Units Conditions

e

OUT

b

CC

e

OUT

b

CC

eb

OUT

e

*V

IN

OH

e

OUT

e

*V

IN

OL

e

V

VCC, GND

I

0.1V

0.1V

0.1V

0.1V

50 mA

VILor V

b

12 mA

b

24 mA

b

24 mA

50 mA

VILor V

24 mA

CC

CC

IH

IH

3

DC Characteristics for ’AC Family Devices (Continued)

74AC 54AC 74AC

Symbol Parameter

a

T

e

A

25§C

b

V

CC

(V)

e

T

A

55§Ctoa125§Cb40§Ctoa85§C

Typ Guaranteed Limits

I

OLD

I

OHD

I

CC

²

Note: I

²

Minimum Dynamic 5.5 50 75 mA V

Output Current

Maximum Quiescent
Supply Current or GND

Maximum test duration 2.0 ms, one output loaded at a time.

@

and I

IN

I

CC

3.0V are guaranteed to be less than or equal to the respective limit@5.5V VCC.

CC

for 54AC@25§C is identical to 74AC@25§C.

5.5

5.5 4.0 80.0 40.0 mA

b

50

AC Electrical Characteristics

74AC 54AC 74AC

Symbol Parameter

f

max

t

PLH

t

PHL

*Voltage Range 3.3 is 3.3Vg0.3V

Voltage Range 5.0 is 5.0V

Maximum Clock 3.3 125 160 95 110
Frequency 5.0 160 200 95 145

Propagation Delay 3.3 2.5 8.5 11.0 1.5 12.0 2.5 12.5
CP to Q

n

Propagation Delay 3.3 2.5 8.0 10.5 1.5 12.0 2.5 11.0
CP to Q

n

g

VCC* T

(V) C

Min Typ Max Min Max Min Max

5.0 1.5 6.0 8.0 1.5 9.0 1.5 9.0

5.0 1.5 5.5 7.5 1.5 9.0 1.5 8.0

0.5V

A

L

ea

e

25§C

50 pF

e

T

A

b

75 mA V

eb

T

55§CT

A

a

to

125§Cto

e

50 pF C

C

L

Units Conditions

e

OLD

OHD

e

V

IN

eb

40§C

A

a

85§C Units

e

50 pF

L

1.65V Max

e

3.85V Min

V

CC

MHz

ns

ns

AC Operating Requirements

74AC 54AC 74AC

Symbol Parameter

VCC* T

(V) C

A

ea

e

L

25

50 pF

eb

T

55§CT

C

§

A

a

to

125§Cto

e

50 pF C

C

L

eb

A

a

85§C Units

e

50 pF

L

Typ Guaranteed Minimum

t

s

t

h

t

s

t

h

t

w

*Voltage Range 3.3 is 3.3Vg0.3V

Voltage Range 5.0 is 5.0V

Setup Time, HIGH or LOW 3.3 1.5 3.0 4.0 3.5
Dnto CP 5.0 1.0 2.0 4.0 2.5

Hold Time, HIGH or LOW 3.3 1.0 2.0 4.0 2.0

to CP 5.0 1.0 2.0 4.0 2.0

D

n

Setup Time, HIGH or 3.3 0 2.0 2.5 2.0
LOW, E to CP 5.0 0 2.0 2.5 2.0

Hold Time, HIGH or 3.3 1.0 2.0 4.0 2.0

to CP 5.0 1.0 2.0 4.0 2.0

LOW, E

CP Pulse Width 3.3 3.0 4.5 6.5 5.5
HIGH or LOW 5.0 2.0 3.5 6.5 4.0

g

0.5V

Capacitance

Symbol Parameter Typ Units Conditions

C

IN

C

PD

Input Capacitance 4.5 pF V

Power Dissipation Capacitance 28 pF V

4

CC

40§C

CC

e

e

ns

ns

ns

ns

ns

OPEN

5.0V

Ordering Information

The device number is used to form part of a simplified purchasing code where a package type and temperature range are
defined as follows:

74AC 378 P C QR

Temperature Range Family Special Variations

e

74AC

Commercial XeDevices shipped in 13×reels

e

54AC

Military QReCommercial grade device with

Device Type

Package Code

e

P

Plastic DIP

e

D

Ceramic DIP

e

Flatpak

F

e

Leadless Ceramic Chip Carrier (LCC)

L

e

Small Outline (SOIC)

S

burn-in

e

Military grade with environmental

QB

and burn-in processing shipped
in tubes

Temperature Range

e

Commercial (b40§Ctoa85§C)

C

e

Military (b55§Ctoa125§C)

M

5

Physical Dimensions inches (millimeters)

20-Terminal Ceramic Leadless Chip Carrier (L)

NS Package Number E20A

16-Lead Ceramic Dual-In-Line Package (D)

NS Package Number J16A

6

Physical Dimensions inches (millimeters) (Continued)

16-Lead Small Outline Integrated Circuit (S)

NS Package Number M16A

16-Lead Plastic Dual-In-Line Package (P)

NS Package Number N16E

7

Physical Dimensions inches (millimeters) (Continued) Lit.

16-Lead Ceramic Flatpak (F)

NS Package Number W16A

54AC/74AC378 Parallel D Register with Enable

Ý

114805

LIFE SUPPORT POLICY

NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant support device or system whose failure to perform can
into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life
failure to perform, when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can effectiveness.
be reasonably expected to result in a significant injury
to the user.

National Semiconductor National Semiconductor National Semiconductor National Semiconductor National Semiconductores National Semiconductor
Corporation GmbH Japan Ltd. Hong Kong Ltd. Do Brazil Ltda. (Australia) Pty, Ltd.

2900 Semiconductor Drive Livry-Gargan-Str. 10 Sumitomo Chemical 13th Floor, Straight Block, Rue Deputado Lacorda Franco Building 16
P.O. Box 58090 D-82256 F4urstenfeldbruck Engineering Center Ocean Centre, 5 Canton Rd. 120-3A Business Park Drive
Santa Clara, CA 95052-8090 Germany Bldg. 7F Tsimshatsui, Kowloon Sao Paulo-SP Monash Business Park
Tel: [phone] Tel: [phone], Nakase, Mihama-Ku Hong Kong Brazil 05418-000 Nottinghill, Melbourne
TWX: [phone] Telex: 527649 Chiba-City, Tel: [phone] Tel: [phone] Victoria 3168 Australia

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

Fax: [phone] Ciba Prefecture 261 Fax: [phone] Telex: 391-1131931 NSBR BR Tel: [phone]

Tel: [phone] Fax: [phone] Fax: [phone]
Fax: [phone]