National Instruments NI PCI-6111, NI PCI-6110 User Manual

Download

DAQ

NI PCI-6110/6111 User Manual

Mulitfunction I/O Devices for PCI Bus Computers

NI PCI-6110/6111 User Manual

July 2003 Edition

Part Number 321759E-01

Support

Worldwide Technical Support and Product Information

ni.com

National Instruments Corporate Headquarters

11500 North Mopac Expressway Austin, Texas 78759-3504 USA Tel: 512 683 0100

Worldwide Offices

Australia 03 9879 5166, Austria 0662 45 79 90 0, Belgium 02 757 00 20, Brazil 011 3262 3599, Canada (Calgary) 403 274 9391, Canada (Montreal) 514 288 5722, Canada (Ottawa) 613 233 5949, Canada (Québec) 514 694 8521, Canada (Toronto) 905 785 0085, China (Shanghai) 021 6555 7838, China (ShenZhen) 0755 3904939, Czech Republic 02 2423 5774, Denmark 45 76 26 00, Finland 09 725 725 11, France 01 48 14 24 24, Germany 089 741 31 30, Greece 30 1 42 96 427, Hong Kong 2645 3186, India 91 80 4190000, Israel 03 6393737, Italy 02 413091, Japan 03 5472 2970, Korea 02 3451 3400, Malaysia 603 9596711, Mexico 001 800 010 0793, Netherlands 0348 433466, New Zealand 09 914 0488, Norway 32 27 73 00, Poland 0 22 3390 150, Portugal 351 210 311 210, Russia 095 238 7139, Singapore 6 2265886, Slovenia 386 3 425 4200, South Africa 11 805 8197, Spain 91 640 0085, Sweden 08 587 895 00, Switzerland 056 200 51 51, Taiwan 02 2528 7227, United Kingdom 01635 523545

For further support information, see the Technical Support and Professional Services appendix. To comment on the documentation, send email to techpubs@ni.com.

Important Information

Warranty

The NI PCI-6110 and the NI PCI-6111 are warranted against defects in materials and workmanship for a period of one year from the date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace equipment that proves to be defective during the warranty period. This warranty includes parts and labor.

The media on which you receive National Instruments software are warranted not to fail to execute programming instructions, due to defects in materials and workmanship, for a period of 90 days from date of shipment, as evidenced by receipts or other documentation. National Instruments will, at its option, repair or replace software media that do not execute programming instructions if National Instruments receives notice of such defects during the warranty period. National Instruments does not warrant that the operation of the software shall be uninterrupted or error free.

A Return Material Authorization (RMA) number must be obtained from the factory and clearly marked on the outside of the package before any equipment will be accepted for warranty work. National Instruments will pay the shipping costs of returning to the owner parts which are covered by warranty.

National Instruments believes that the information in this document is accurate. The document has been carefully reviewed for technical accuracy. In the event that technical or typographical errors exist, National Instruments reserves the right to make changes to subsequent editions of this document without prior notice to holders of this edition. The reader should consult National Instruments if errors are suspected. In no event shall National Instruments be liable for any damages arising out of or related to this document or the information contained in it.

XCEPT AS SPECIFIED HEREIN, NATIONAL INSTRUMENTS MAKES NO WARRANTIES, EXPRESS OR IMPLIED, AND S PECIFICALLY DISCLAIMS ANY WARRANTY OF

MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. CUSTOMER’S RIGHT TO RECOVER DAMAGES CAUSED BY FAULT OR NEGLIGENCE ON THE PART OF

ATIONAL INSTRUMENTS SHALL BE LIMITED TO THE AMOUNT THERETOFORE PAID BY THE CUSTO MER. NATIONAL INSTRUMENTS WILL NOT BE LIA BLE FOR DAMAGES RESULTIN G FROM LOSS OF DATA, PROFITS, USE OF PRODUCTS, OR INCIDENTAL OR CONSEQUENTIAL DAMAGES, EVEN IF ADVISED OF THE POSSIBILITY THEREOF. This limitation of the liability of National Instruments will apply regardless of the form of action, whether in contract or tort, including

negligence. Any action against National Instruments must be brought within one year after the cause of action accrues. National Instruments shall not be liable for any delay in performance due to causes beyond its reasonable control. The warranty provided herein does not cover damages, defects, malfunctions, or service failures caused by owner’s failure to follow the National Instruments installation, operation, or maintenance instructions; owner’s modification of the product; owner’s abuse, misuse, or negligent acts; and power failure or surges, fire, flood, accident, actions of third parties, or other events outside reasonable control.

Copyright

Under the copyright laws, this publication may not be reproduced or transmitted in any form, electronic or mechanical, including photocopying, recording, storing in an information retrieval system, or translating, in whole or in part, without the prior written consent of National Instruments Corporation.

Trademarks

CVI™, DAQ-STC™, IMAQ™, IVI™, LabVIEW™, Measurement Studio™, MITE™, National Instruments™, NI™, ni.com™, NI Develper Zone™, NI-DAQ™, and RTSI™ are trademarks of National Instruments Corporation.

Product and company names mentioned herein are trademarks or trade names of their respective companies.

Patents

For patents covering National Instruments products, refer to the appropriate location: Help»Patents in your software, the patents.txt file on your CD, or

ni.com/paten ts.

WARNING REGARDING USE OF NATIONAL INSTRUMENTS PRODUCTS

(1) NATIONAL INSTRUMENTS PRODUCTS ARE NOT DESIGNED WITH COMPONENTS AND TESTING FOR A LEVEL OF RELIABILITY SUITABLE FOR USE IN OR IN CONNECTION WITH SURGICAL IMPLANTS OR AS CRITICAL COMPONENTS IN ANY LIFE SUPPORT SYSTEMS WHOSE FAILURE TO PERFORM CAN REASONABLY BE EXPECTED TO CAUSE SIGNIFICANT INJURY TO A HUMAN.

(2) IN ANY APPLICATION, INCLUDING THE ABOVE, RELIABILITY OF OPERATION OF THE SOFTWARE PRODUCTS CAN BE IMPAIRED BY ADVERSE FACTORS, INCLUDING BUT NOT LIMITED TO FLUCTUATIONS IN ELECTRICAL POWER SUPPLY, COMPUTER HARDWARE MALFUNCTIONS, COMPUTER OPERATING SYSTEM SOFTWARE FITNESS, FITNESS OF COMPILERS AND DEVELOPMENT SOFTWARE USED TO DEVELOP AN APPLICATION, INSTALLATION ERRORS, SOFTWARE AND HARDWARE COMPATIBILITY PROBLEMS, MALFUNCTIONS OR FAILURES OF ELECTRONIC MONITORING OR CONTROL DEVICES, TRANSIENT FAILURES OF ELECTRONIC SYSTEMS (HARDWARE AND/OR SOFTWARE), UNANTICIPATED USES OR MISUSES, OR ERRORS ON THE PART OF THE USER OR APPLICATIONS DESIGNER (ADVERSE FACTORS SUCH AS THESE ARE HEREAFTER COLLECTIVELY TERMED “SYSTEM FAILURES”). ANY APPLICATION WHERE A SYSTEM FAILURE WOULD CREATE A RISK OF HARM TO PROPERTY OR PERSONS (INCLUDING THE RISK OF BODILY INJURY AND DEATH) SHOULD NOT BE RELIANT SOLELY UPON ONE FORM OF ELECTRONIC SYSTEM DUE TO THE RISK OF SYSTEM FAILURE. TO AVOID DAMAGE, INJURY, OR DEATH, THE USER OR APPLICATION DESIGNER MUST TAKE REASONABLY PRUDENT STEPS TO PROTECT AGAINST SYSTEM FAILURES, INCLUDING BUT NOT LIMITED TO BACK-UP OR SHUT DOWN MECHANISMS. BECAUSE EACH END-USER SYSTEM IS CUSTOMIZED AND DIFFERS FROM NATIONAL INSTRUMENTS' TESTING PLATFORMS AND BECAUSE A USER OR APPLICATION DESIGNER MAY USE NATIONAL INSTRUMENTS PRODUCTS IN COMBINATION WITH OTHER PRODUCTS IN A MANNER NOT EVALUATED OR CONTEMPLATED BY NATIONAL INSTRUMENTS, THE USER OR APPLICATION DESIGNER IS ULTIMATELY RESPONSIBLE FOR VERIFYING AND VALIDATING THE SUITABILITY OF NATIONAL INSTRUMENTS PRODUCTS WHENEVER NATIONAL INSTRUMENTS PRODUCTS ARE INCORPORATED IN A SYSTEM OR APPLICATION, INCLUDING, WITHOUT LIMITATION, THE APPROPRIATE DESIGN, PROCESS AND SAFETY LEVEL OF SUCH SYSTEM OR APPLICATION.

Compliance

FCC/Canada Radio Frequency Interference Compliance

Determining FCC Class

The Federal Communications Commission (FCC) has rules to protect wireless communications from interference. The FCC places digital electronics into two classes. These classes are known as Class A (for use in industrial-commercial locations only) or Class B (for use in residential or commercial locations). All National Instruments (NI) products are FCC Class A products.

Depending on where it is operated, this Class A product could be subject to restrictions in the FCC rules. (In Canada, the Department of Communications (DOC), of Industry Canada, regulates wireless interference in much the same way.) Digital electronics emit weak signals during normal operation that can affect radio, television, or other wireless products.

All Class A products display a simple warning statement of one paragraph in length regarding interference and undesired operation. The FCC rules have restrictions regarding the locations where FCC Class A products can be operated.

Consult the FCC Web site at

FCC/DOC Warnings

This equipment generates and uses radio frequency energy and, if not installed and used in strict accordance with the instructions in this manual and the CE marking Declaration of Conformity*, may cause interference to radio and television reception. Classification requirements are the same for the Federal Communications Commission (FCC) and the Canadian Department of Communications (DOC).

Changes or modifications not expressly approved by NI could void the user’s authority to operate the equipment under the FCC Rules.

Class A

Federal Communications Commission

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmfu l interference in which case the user is required to correct the interference at their own expense.

www.fcc.gov for more information.

Canadian Department of Communications

This Class A digital apparatus meets all requirements of the Canadian Interference-Causing Equipment Regulations.

Cet appareil numérique de la classe A respecte toutes les exigences du Règlement sur le matériel brouilleur du Canada.

Compliance to EU Directives

Readers in the European Union (EU) must refer to the manufacturer’s Declaration of Conformity (DoC) for information* pertaining to the CE marking compliance scheme. The manufacturer includes a DoC for most hardware products except for those bought from OEMs. In addition, DoCs are usually not provided if compliance is not required, for example electrically benign apparatus or cables.

To obtain the DoC for this product, click Declarations of Conformity Information at lists the DoCs by product family. Select the appropriate product family, followed by your product, and a link to the DoC appears in Adobe Acrobat format. Click the Acrobat icon to download or read the DoC.

* The CE marking Declaration of Conformity contains important supplementary information and instructions for the user or

installer.

ni.com/hardref.nsf/. This Web site

About This Manual

Conventions ...................................................................................................................ix

National Instruments Documentation ............................................................................x

Related Documentation..................................................................................................xi

Chapter 1 Introduction

About the NI PCI-6110/6111.........................................................................................1-1

What You Need to Get Started ......................................................................................1-2

Software Programming Choices ....................................................................................1-2

NI-DAQ...........................................................................................................1-2

National Instruments ADE Software...............................................................1-3

Optional Equipment.......................................................................................................1-4

Custom Cabling .............................................................................................................1-4

Unpacking......................................................................................................................1-5

Safety Information .........................................................................................................1-5

Chapter 2 Installing and Configuring the NI PCI-6110/6111

Installing the Software ...................................................................................................2-1

Installing the Hardware..................................................................................................2-1

Configuring the Device..................................................................................................2-2

Chapter 3 Hardware Overview

Analog Input ..................................................................................................................3-2

Input Mode ......................................................................................................3-2

Input Polarity and Input Range........................................................................3-3

Considerations for Selecting Input Ranges.......................................3-4

Input Coupling.................................................................................................3-4

Analog Output................................................................................................................3-4

Analog Trigger...............................................................................................................3-4

Digital I/O ......................................................................................................................3-8

Timing Signal Routing...................................................................................................3-8

Programmable Function Inputs .......................................................................3-10

Device and RTSI Clocks .................................................................................3-10

RTSI Triggers..................................................................................................3-11

Contents

Chapter 4 Connecting Signals

I/O Connector ................................................................................................................ 4-1

I/O Connector Signal Descriptions ................................................................. 4-3

Connecting Analog Input Signals.................................................................................. 4-8

Types of Signal Sources................................................................................................ 4-9

Floating Signal Sources .................................................................................. 4-9

Ground-Referenced Signal Sources................................................................ 4-9

Differential Measurements ............................................................................................ 4-10

Differential Connection Considerations.......................................................... 4-10

Common-Mode Signal Rejection Considerations........................................... 4-12

Working Voltage Range................................................................................................ 4-13

Analog Output Signal Connections............................................................................... 4-14

Digital I/O Signal Connections ..................................................................................... 4-15

Power Connections........................................................................................................ 4-16

Timing Connections ...................................................................................................... 4-16

Programmable Function Input Connections ................................................... 4-17

DAQ Timing Connections .............................................................................. 4-18

Waveform Generation Timing Connections................................................... 4-27

General-Purpose Timing Signal Connections................................................. 4-30

Differential Connections for Ground-Referenced

Signal Sources ............................................................................... 4-11

Differential Connections for Nonreferenced or Floating

Signal Sources ............................................................................... 4-12

TRIG1 Signal.................................................................................... 4-19

TRIG2 Signal.................................................................................... 4-20

STARTSCAN Signal........................................................................ 4-22

CONVERT* Signal .......................................................................... 4-24

AIGATE Signal ................................................................................ 4-25

SISOURCE Signal............................................................................ 4-26

SCANCLK Signal ............................................................................ 4-26

EXTSTROBE* Signal...................................................................... 4-27

WFTRIG Signal................................................................................ 4-28

UPDATE* Signal ............................................................................. 4-29

UISOURCE Signal ........................................................................... 4-30

GPCTR0_SOURCE Signal .............................................................. 4-31

GPCTR0_GATE Signal ................................................................... 4-31

GPCTR0_OUT Signal......................................................................4-32

GPCTR0_UP_DOWN Signal........................................................... 4-33

GPCTR1_SOURCE Signal .............................................................. 4-33

GPCTR1_GATE Signal ................................................................... 4-34

NI PCI-6110/6111 User Manual vi ni.com

GPCTR1_OUT Signal ......................................................................4-35

GPCTR1_UP_DOWN Signal ...........................................................4-35

FREQ_OUT Signal ...........................................................................4-37

Field Wiring Considerations..........................................................................................4-37

Chapter 5 Calibration

Loading Calibration Constants ......................................................................................5-1

Self-Calibration..............................................................................................................5-2

External Calibration.......................................................................................................5-2

Appendix A Specifications

Appendix B Cable Connector Descriptions

Appendix C Common Questions

Contents

Appendix D Technical Support and Professional Services

Glossary

Index

About This Manual

This manual describes the electrical and mechanical aspects of the National Instruments PCI-6110/6111 data acquisition (DAQ) device and contains information concerning its operation and programming.

The device is a high-performance multifunction analog, digital, and timing I/O device for PCI bus computers. Supported functions include analog input (AI), analog output (AO), digital I/O (DIO), and timing I/O (TIO).

Conventions

The following conventions appear in this manual:

<> Angle brackets that contain numbers separated by an ellipsis represent a

range of values associated with a bit or signal name—for example, DIO<3..0>.

» The » symbol leads you through nested menu items and dialog box options

to a final action. The sequence File»Page Setup»Options directs you to pull down the File menu, select the Page Setup item, and select Options from the last dialog box.

This icon denotes a note, which alerts you to important information.

This icon denotes a caution, which advises you of precautions to take to avoid injury, data loss, or a system crash. When this symbol is marked on the product, refer to the Unpacking section of Chapter 1, Introduction, for precautions to take.

bold Bold text denotes items that you must select or click in the software, such

as menu items and dialog box options. Bold text also denotes parameter names and hardware labels.

italic Italic text denotes variables, emphasis, a cross reference, or an introduction

to a key concept. This font also denotes text that is a placeholder for a word or value that you must supply.

monospace Text in this font denotes text or characters that you should enter from the

keyboard, sections of code, programming examples, and syntax examples. This font is also used for the proper names of disk drives, paths, directories, programs, subprograms, subroutines, device names, functions, operations, variables, filenames and extensions, and code excerpts.

About This Manual

NI-DAQ NI-DAQ refers to the NI-DAQ driver software for Macintosh or

PC compatible computers unless otherwise noted.

NI PCI-6110/6111 This phrase refers to either the NI PCI-6110 or NI PCI-6111 device.

PCI PCI stands for Peripheral Component Interconnect. PCI is a

high-performance expansion bus architecture originally developed by Intel to replace ISA and EISA.

Platform Text in this font denotes a specific platform and indicates that the text

following it applies only to that platform.

National Instruments Documentation

The NI PCI-6110/6111 User Manual is one piece of the documentation set for the DAQ system. You could have any of several types of documentation depending on the hardware and software in the system. Refer to

ni.com/manuals to download the following documents:

• Accessory installation guides or manuals—If you use accessory products, read the terminal block and cable assembly installation guides. They explain how to physically connect the relevant pieces of the system. Consult these guides when you make the connections.

• DAQ hardware documentation—This documentation has detailed information about the DAQ hardware that plugs into or is connected to the computer. Use this documentation for hardware installation and configuration instructions, specification information about the DAQ hardware, and application hints.

• Software documentation—You may have both application software and NI-DAQ documentation. NI application software includes LabVIEW, Measurement Studio, and others. After you set up the hardware system, use either the application software documentation or the NI-DAQ documentation to help you write your application. If you have a large, complicated system, it is worthwhile to look through the software documentation before you configure the hardware.

NI PCI-6110/6111 User Manual x ni.com

About the NI PCI-6110/6111

Thank you for buying an NI PCI-6110/6111. The NI PCI-6110/6111 is a Plug and Play, multifunction analog, digital, and timing I/O device for PCI bus computers. The NI PCI-6110/6111 features a 12-bit A/D converter (ADC) per channel with four or two simultaneously sampling analog inputs, 16-bit D/A converters (DACs) with voltage outputs, eight lines of TTL-compatible DIO, and two 24-bit counter/timers for TIO. Because the NI PCI-6110/6111 has no DIP switches, jumpers, or potentiometers, it is easily software-configured and calibrated.

The NI PCI-6110/6111 is a completely switchless and jumperless DAQ device for the PCI bus. This feature is made possible by the NI MITE bus interface chip that connects the device to the PCI I/O bus. The MITE implements the PCI Local Bus Specification so that the interrupts and base memory addresses are all software configured.

The NI PCI-6110/6111 uses the National Instruments DAQ-STC system timing controller for time-related functions. The DAQ-STC consists of three timing groups that control AI, AO, and general-purpose counter/timer functions. These groups include a total of seven 24-bit and three 16-bit counters and a maximum timing resolution of 50 ns. The DAQ-STC makes possible such applications as buffered pulse generation, equivalent time sampling, and seamless changes to the sampling rate.

The NI PCI-6110/6111 uses the Real-Time System Integration (RTSI) bus to easily synchronize several measurement functions to a common trigger or timing event. The RTSI bus consists of the RTSI bus interface and a ribbon cable to route timing and trigger signals between several functions on as many as five DAQ devices in the computer.

Detailed specifications of the NI PCI-6110/6111 are in Appendix A,

Specifications.

Chapter 1 Introduction

What You Need to Get Started

To set up and use the NI PCI-6110/6111, you will need the following items:

❑ NI PCI-6110/6111

❑ NI PCI-6110/6111 User Manual

❑ NI-DAQ

❑ The computer

❑ (Optional) One of the following software packages and

documentation:

–LabVIEW

– Measurement Studio (Windows)

– VI Logger (Windows)

(Windows or Mac OS)

Software Programming Choices

When programming the National Instruments DAQ hardware, you can use NI application development environment (ADE) software or other ADEs. In either case, you use NI-DAQ.

NI-DAQ

NI-DAQ, which ships with the NI PCI-6110/6111, has an extensive library of functions that you can call from the ADE. These functions allow you to use all the features of the NI PCI-6110/6111.

NI-DAQ carries out many of the complex interactions, such as programming interrupts, between the computer and the DAQ hardware. NI-DAQ maintains a consistent software interface among its different versions so that you can change platforms with minimal modifications to the code. Whether you use LabVIEW, Measurement Studio, or other ADEs, your application uses NI-DAQ, as illustrated in Figure 1-1.

NI PCI-6110/6111 User Manual 1-2 ni.com

Chapter 1 Introduction

Conventional Programming

Environment

NI-DAQ

DAQ Hardware

Figure 1-1. The Relationship Between the Programming Environment,

NI-DAQ, and the Hardware

LabVIEW,

Measurement Studio,

or VI Logger

Personal

Computer or

Workstation

To download a free copy of the most recent version of NI-DAQ, click Download Software at

ni.com.

National Instruments ADE Software

LabVIEW features interactive graphics, a state-of-the-art interface, and a powerful graphical programming language. The LabVIEW Data Acquisition VI Library, a series of virtual instruments for using LabVIEW with National Instruments DAQ hardware, is included with LabVIEW.

Measurement Studio, which includes LabWindows Visual C++, and tools for Visual Basic, is a development suite that allows you to use ANSI C, Visual C++, and Visual Basic to design test and measurement software. For C developers, Measurement Studio includes LabWindows/CVI, a fully integrated ANSI C application development environment that features interactive graphics and the LabWindows/CVI Data Acquisition and Easy I/O libraries. For Visual Basic developers, Measurement Studio features a set of ActiveX controls for using National Instruments DAQ hardware. These ActiveX controls provide a high-level programming interface for building virtual instruments. For Visual C++

™

/CVI™, tools for

Chapter 1 Introduction

developers, Measurement Studio offers a set of Visual C++ classes and tools to integrate those classes into Visual C++ applications. The libraries, ActiveX controls, and classes are available with Measurement Studio and NI-DAQ.

VI Logger is an easy-to-use yet flexible tool specifically designed for data logging applications. Using dialog windows, you can configure data logging tasks to easily acquire, log, view, and share your data. VI Logger does not require any programming; it is a stand-alone, configuration-based software.

Using LabVIEW, Measurement Studio, or VI Logger greatly reduces the development time for your data acquisition and control application.

Optional Equipment

NI offers a variety of products to use with the NI PCI-6110/6111, including the following cables, connector blocks, and other accessories:

• Shielded cables and cable assemblies

• Connector blocks, shielded 50- and 68-pin screw terminals

• RTSI bus cables

For more specific information about these products, refer to the NI catalog at

ni.com/catalog.

Custom Cabling

NI offers cables and accessories for you to prototype your application or to use if you frequently change device interconnections.

When developing custom cabling, refer to the following guidelines:

• For the AI signals, shielded twisted-pair wires for each AI pair yield the best results, assuming that you use differential inputs. Tie the shield for each signal pair to the ground reference at the source.

• Route the analog lines separately from the digital lines.

• When using a cable shield, use separate shields for the analog and digital halves of the cable. Failure to do so results in noise coupling into the analog signals from transient digital signals.

Mating connectors and a backshell kit for making custom 68-pin cables are available from NI.

NI PCI-6110/6111 User Manual 1-4 ni.com

Unpacking

Caution Never touch the exposed pins of connectors.

Chapter 1 Introduction

The following list gives recommended part numbers for connectors that mate to the I/O connector on the NI PCI-6110/6111:

• Honda 68-position, solder cup, female connector

• Honda backshell

The NI PCI-6110/6111 is shipped in an antistatic package to prevent electrostatic damage to the device. Electrostatic discharge (ESD) can damage several components on the device.

To avoid such damage in handling the device, take the following precautions:

• Ground yourself using a grounding strap or by holding a grounded object.

• Touch the antistatic package to a metal part of the computer chassis before removing the device from the package.

Remove the device from the package and inspect the device for loose components or any sign of damage. Notify NI if the device appears damaged in any way. Do not install a damaged device into the computer.

Store the NI PCI-6110/6111 in the antistatic envelope when not in use.

Safety Information

This section contains important safety information that you must follow when installing and using the product.

Do not operate the product in a manner not specified in this document. Misuse of the product can result in a hazard. You can compromise the safety protection built into the product if the product is damaged in any way. If the product is damaged, return it to NI for repair.

Do not substitute parts or modify the product except as described in this document. Use the product only with the chassis, modules, accessories, and cables specified in the installation instructions. You must have all covers and filler panels installed during operation of the product.

Chapter 1 Introduction

Do not operate the product in an explosive atmosphere or where there may be flammable gases or fumes. Operate the product only at or below the pollution degree stated in the Appendix A, Specifications. Pollution is foreign matter in a solid, liquid, or gaseous state that can reduce dielectric strength or surface resistivity. The following is a description of pollution degrees:

• Pollution Degree 1 means no pollution or only dry, nonconductive pollution occurs. The pollution has no influence.

• Pollution Degree 2 means that only nonconductive pollution occurs in most cases. Occasionally, however, a temporary conductivity caused by condensation must be expected.

• Pollution Degree 3 means that conductive pollution occurs, or dry, nonconductive pollution occurs that becomes conductive due to condensation.

Clean the product with a soft nonmetallic brush. Make sure that the product is completely dry and free from contaminants before returning it to service.

Yo u must insulate signal connections for the maximum voltage for which the product is rated. Do not exceed the maximum ratings for the product. Remove power from signal lines before connecting them to or disconnecting them from the product.

Operate this product only at or below the installation category stated in Appendix A, Specifications.

The following is a description of installation categories:

• Installation Category I is for measurements performed on circuits not directly connected to MAINS

. This category is a signal level such as voltages on a printed wire board (PWB) on the secondary of an isolation transformer.

Examples of Installation Category I are measurements on circuits not derived from MAINS and specially protected (internal) MAINS-derived circuits.

• Installation Category II is for measurements performed on circuits directly connected to the low-voltage installation. This category refers to local-level distribution such as that provided by a standard wall outlet.

MAINS is defined as the electricity supply system to which the equipment concerned is designed to be connected either for powering the equipment or for measurement purposes.

NI PCI-6110/6111 User Manual 1-6 ni.com

Chapter 1 Introduction

Examples of Installation Category II are measurements on household appliances, portable tools, and similar equipment.

• Installation Category III is for measurements performed in the building installation. This category is a distribution level referring to hardwired equipment that does not rely on standard building insulation.

Examples of Installation Category III include measurements on distribution circuits and circuit breakers. Other examples of Installation Category III are wiring including cables, bus-bars, junction boxes, switches, socket outlets in the building/fixed installation, and equipment for industrial use, such as stationary motors with a permanent connection to the building/fixed installation.

• Installation Category IV is for measurements performed at the source of the low-voltage (<1,000 V) installation.

Examples of Installation Category IV are electric meters, and measurements on primary overcurrent protection devices and ripple-control units.

Below is a diagram of a sample installation.

Installing and Configuring the NI PCI-6110/6111

This chapter explains how to install and configure the NI PCI-6110/6111.

Installing the Software

Note It is important to install the software before installing the NI PCI-6110/6111 to

ensure that the device is properly detected.

1. Install the ADE, such as LabVIEW or Measurement Studio, according to the instructions on the CD and the release notes.

2. Install NI-DAQ according to the instructions on the CD and in the DAQ Quick Start Guide included with the device.

Installing the Hardware

The following are general installation instructions. Consult the computer or chassis user manual or technical reference manual for specific instructions and warnings about installing new devices.

You can install the NI PCI-6110/6111 in any available expansion slot in the computer. However, to achieve best noise performance, leave as much room as possible between the NI PCI-6110/6111 and other devices and hardware.

1. Power off and unplug the computer.

2. Remove the top cover or access port to the I/O channel.

3. Remove the expansion slot cover on the back panel of the computer.

4. Ground yourself using a grounding strap or by holding a grounded object. Follow the ESD protection precautions described in the

Unpacking section of Chapter 1, Introduction.

5. Insert the NI PCI-6110/6111 into a PCI system slot. Gently rock the device to ease it into place. It may be a tight fit, but do not force the device into place.

Chapter 2 Installing and Configuring the NI PCI-6110/6111

6. If required, screw the mounting bracket of the NI PCI-6110/6111 to the back panel rail of the computer.

7. Visually verify the installation by making sure the device is not touching other devices or components and is fully inserted into the slot.

8. Replace the cover.

9. Plug in and power on the computer.

The NI PCI-6110/6111 is now installed. You are now ready to configure the device. Refer to the software documentation for configuration instructions.

Configuring the Device

The NI standard architecture for data acquisition and the PCI bus specification make the NI PCI-6110/6111 completely software configurable. You must perform two types of configuration on the NI PCI-6110/6111—bus-related and data acquisition-related configuration.

The NI PCI-6110/6111 is fully compatible with the industry standard PCI Local Bus Specification Revision 2.2. This allows the PCI system to automatically perform all bus-related configurations. Bus-related configuration includes setting the device base memory address and interrupt channel.

Data acquisition-related configuration, which you must perform, includes such settings as AI coupling and range, and others. You can modify these settings using NI-DAQ or application level software, such as LabVIEW, Measurement Studio, and VI Logger.

To configure the device using Measurement & Automation Explorer (MAX), refer to either the DAQ Quick Start Guide or to the NI-DAQ User Manual for PC Compatibles. For operating system-specific installation and troubleshooting instructions, refer to

NI PCI-6110/6111 User Manual 2-2 ni.com

ni.com/support/daq.

Hardware Overview

This chapter presents an overview of the hardware functions on the NI PCI-6110/6111. Figures 3-1 and 3-2 show block diagrams for the NI PCI-6110 and the NI PCI-6111, respectively.

CH0+

AI CH0

Mux

CH0–

CH1+

AI CH1

Mux

CH1–

CH2+

AI CH2

Mux

CH2–

CH3+

AI CH3

Mux

CH3–

Calibration

Mux

Trigger Level

Trigger

I/O Connector

DACs

PFI / Trigger

Timing

Digital I/O (8)

DAC0

DAC1

CH0 Amplifier –

CH1 Amplifier –

CH2 Amplifier –

CH3 Amplifier –

Data (16)

Analog Trigger

Circuitry

Calibration

DACs

CH0 12-Bit ADC

CH1 12-Bit ADC

CH2 12-Bit ADC

CH3 12-Bit ADC

DAC FIFO

Trigger

Counter/

Timing I/O

Digital I/O

CH0

Data (16)

Latch

CH1

Data (16)

Latch

CH2

Data (16)

Latch

CH3

Data (16)

Latch

AI Control

Analog Input

Timing/Control

DAQ - STC

Analog Output Timing/Control

AO Control

Data (32)

DMA/IRQ

Bus

Interface

RTSI Bus

Interface

RTSI Bus

ADC FIFO

IRQ DMA

Data (32)

Analog

Input

Control

DAQ-STC

Bus

Interface

Analog Output Control

Generic

Bus

Interface

EEPROM

Control

FPGA

Mini

MITE

Interface

DMA

Interface

I/O

Bus

Interface

PCI Bus

Control

Address/Data

PCI Bus

Figure 3-1. NI PCI-6110 Block Diagram

Chapter 3 Hardware Overview

CH0+

AI CH0

Mux

CH0-

CH1+

AI CH1

Mux

CH1-

Calibration

Mux

Trigger Level

Trigger

I/O Connector

DACs

PFI / Trigger

Timing

Digital I/O (8)

DAC0

DAC1

Analog Input

CH0 Amplifier –

CH1 Amplifier –

Analog Trigger

Circuitry

Calibration

DACs

CH0 12-Bit ADC

CH1 12-Bit ADC

DAC FIFO

CH0

Trigger

Counter/

Timing I/O

Digital I/O

Data (16)

Latch

CH1

Data (16)

Latch

AI Control

Analog Input

Timing/Control

DAQ - STC

Analog Output Timing/Control

AO Control

Data (32)

DMA/IRQ

Bus

Interface

RTSI Bus

Interface

ADC FIFO

IRQ DMA

RTSI Bus

Figure 3-2. NI PCI-6111 Block Diagram

Data (32)

Analog

Input

Control

DAQ-STC

Bus

Interface

Analog Output Control

Generic

Bus

Interface

EEPROM

Control

FPGA

Mini

MITE

Interface

DMA

Interface

I/O

Bus

Interface

PCI Bus

Control

Address/Data

PCI Bus

The AI section for the NI PCI-6110/6111 is software configurable. You can select different AI configurations through application software. The following sections describe in detail each AI setting.

Input Mode

The NI PCI-6110/6111 supports only differential (DIFF) inputs. DIFF input mode provides up to four channels on the NI PCI-6110 and up to two channels on the NI PCI-6111.

Note The inputs are differential only in the sense that the ground loops are broken. The

negative input is not intended to carry signals of interest, rather it provides a DC reference point for the positive input, which may be different than ground.

A channel configured in DIFF input mode uses two AI channel lines. One line connects to the positive input of the device programmable gain instrumentation amplifier (PGIA), and the other connects to the negative

NI PCI-6110/6111 User Manual 3-2 ni.com

input of the PGIA. For more information about DIFF input mode, refer to the Connecting Analog Input Signals section of Chapter 4, Connecting

Signals, which contains diagrams showing the signal paths for DIFF input

mode.

Input Polarity and Input Range

The NI PCI-6110/6111 has bipolar inputs only. Bipolar input means that the input voltage range is between –V have a bipolar input range of 20 V (±10 V).

You can program range settings on a per channel basis so that you can uniquely configure each AI channel.

The software-programmable gain on these devices increases flexibility by matching the input signal ranges to those that the ADC can accommodate. The NI PCI-6110/6111 has gains of 0.2, 0.5, 1, 2, 5, 10, 20, and 50, and it is suited for a wide variety of signal levels. With the proper gain setting, you can use the full resolution of the ADC to measure the input signal. Table 3-1 shows the overall input range and precision according to the chosen gain.

Table 3-1. Actual Range and Measurement Precision

/2 and +V

ref

Chapter 3 Hardware Overview

/2. These devices

ref

Range

Configuration

–10 to +10 V 0.2

Caution: The NI PCI-6110/6111 is not designed for input voltages greater than 42 V,

even if a user-installed voltage divider reduces the voltage to within the input range of the device. Input voltages greater than 42 V can damage the NI PCI-6110/6111, any device connected to it, and the host computer. Overvoltage can also cause an electric shock hazard for the operator. NI is not liable for damage or injury resulting from such misuse.

The value of 1 least significant bit (LSB) of the 12-bit ADC; that is, the voltage increment

corresponding to a change of one count in the ADC 12-bit count.

Note: Refer to Appendix A, Specifications, for absolute maximum ratings.

Gain Actual Input Range

–50 to +50 V

0.5

1.0

2.0

5.0

10.0

20.0

50.0

–20 to +20 V –10 to +10 V

–5 to +5 V –2 to +2 V

–1 to +1 V –500 to +500 mV –200 to +200 mV

Precision

24.41 mV

976.56 µV

488.28 µV

244.14 µV

97.66 µV

9.77 mV

4.88 mV

2.44 mV

Chapter 3 Hardware Overview

Input Coupling

Analog Output

Considerations for Selecting Input Ranges

The range you select depends on the expected range of the incoming signal. A large input range can accommodate a large signal variation but reduces the voltage resolution. Choosing a smaller input range improves the voltage resolution but may result in the input signal going out of range. For best results, match the input range as closely as possible to the expected range of the input signal.

You can configure the NI PCI-6110/6111 for either AC or DC input coupling on a per channel basis. Use AC coupling when the AC signal contains a large DC component. If you enable AC coupling, you remove the large DC offset for the input amplifier and amplify only the AC component. This configuration makes effective use of the ADC dynamic range.

The NI PCI-6110/6111 supplies two channels of AO voltage at the I/O connector. The range is fixed at bipolar ±10 V.

Analog Trigger

In addition to supporting internal software triggering and external digital triggering to initiate a DAQ sequence, these devices also support analog triggering. You can configure the analog trigger circuitry to accept either a direct analog input from the PFI0/TRIG1 pin on the I/O connector or a postgain signal from the output of the PGIA on any of the channels, as shown in Figures 3-3 and 3-4. The trigger-level range for the direct analog channel is ±10 V in 78 mV steps for the NI PCI-6110/6111. The range for the post-PGIA trigger selection is simply the full-scale range of the selected channel, and the resolution is that range divided by 256.

Note PFI0/TRIG1 pin is an analog input when configured as an analog trigger. Therefore,

it is susceptible to crosstalk from adjacent pins, which can result in false triggering when the pin is unconnected. To avoid false triggering, make sure this pin is connected to a low-impedance signal source (less than 1 kΩ source impedance) if you plan to enable this input using software.

NI PCI-6110/6111 User Manual 3-4 ni.com

Chapter 3 Hardware Overview

Analog

Input

CH0

Analog

Input

CH1

Analog

Input

CH2

Analog

Input

CH3

Analog

Input

CH0

Analog

Input

CH1

PGIA

–

PGIA

–

PGIA

–

PGIA

–

PFI0/TRIG1

PGIA

–

PGIA

–

ADC

Mux

ADC

Analog Trigger Circuit

DAQ-STC

Figure 3-3. Analog Trigger Block Diagram for the NI PCI-6110

ADC

Mux

Analog Trigger Circuit

DAQ-STC

PFI0/TRIG1

Figure 3-4. Analog Trigger Block Diagram for the NI PCI-6111

Five analog triggering modes are available, as shown in Figures 3-5 through 3-9. You can independently set lowValue and highValue in software.

Chapter 3 Hardware Overview

In below-low-level analog triggering mode, the trigger is generated when the signal value is less than lowValue, as shown in Figure 3-5. HighValue is unused.

lowValue

Trigger

Figure 3-5. Below-Low-Level Analog Triggering Mode

In above-high-level analog triggering mode, the trigger is generated when the signal value is greater than highValue, as shown in Figure 3-6. LowValue is unused.

highValue

Trigger

Figure 3-6. Above-High-Level Analog Triggering Mode

In inside-region analog triggering mode, the trigger is generated when the signal value is between the lowValue and the highValue, as shown in Figure 3-7.

NI PCI-6110/6111 User Manual 3-6 ni.com

Chapter 3 Hardware Overview

highValue

lowValue

Trigger

Figure 3-7. Inside-Region Analog Triggering Mode

In high-hysteresis analog triggering mode, the trigger is generated when the signal value is greater than highValue, with the hysteresis specified by lowValue, as shown in Figure 3-8.

highValue

lowValue

Trigger

Figure 3-8. High-Hysteresis Analog Triggering Mode

In low-hysteresis analog triggering mode, the trigger is generated when the signal value is less than lowValue, with the hysteresis specified by highValue, as shown in Figure 3-9.

highValue

lowValue

Trigger

Figure 3-9. Low-Hysteresis Analog Triggering Mode

Chapter 3 Hardware Overview

The analog trigger circuit generates an internal digital trigger based on the AI signal and user-defined trigger levels. This digital trigger can be used by any DAQ-STC timing section, including the AI, AO, and general-purpose counter/timer sections. For example, the AI section can be configured to acquire n scans after the AI signal crosses a specific threshold. As another example, the AO section can be configured to update its outputs whenever the AI signal crosses a specific threshold.

Digital I/O

The NI PCI-6110/6111 contains eight lines of DIO for general-purpose use. You can individually software-configure each line for either input or output. At system startup and reset, the DIO ports are all high-impedance.

The hardware up/down control for general-purpose counters 0 and 1 are connected onboard to DIO6 and DIO7, respectively. Thus, you can use DIO6 and DIO7 to control those counters. The up/down control signals, GPCTR0_UP_DOWN and GPCTR1_UP_DOWN, are input only and do not affect the operation of the DIO lines.

Timing Signal Routing

The DAQ-STC provides a flexible interface for connecting timing signals to other devices or external circuitry. The NI PCI-6110/6111 uses the RTSI bus to connect timing signals between devices and the Programmable Function Input (PFI) pins on the I/O connector to external circuitry. These connections enable the NI PCI-6110/6111 to both control and be controlled by other devices and circuits.

You can control 13 timing signals internal to the DAQ-STC with an external source. These timing signals can also be controlled by signals generated internally to the DAQ-STC, and these selections are fully software configurable. For example, the signal routing multiplexer for controlling the STARTSCAN signal is shown in Figure 3-10.

NI PCI-6110/6111 User Manual 3-8 ni.com

RTSI Trigger <0..6>

PFI<0..9>

Scan Interval Counter TC

GPCTR0_OUT

Chapter 3 Hardware Overview

STARTSCAN

Figure 3-10. STARTSCAN Signal Routing

This figure shows that STARTSCAN can be generated from a number of sources, including the external signals RTSI<0..6> and PFI<0..9> and the internal signals Sample Interval Counter TC and GPCTR0_OUT.

Many of these timing signals are also available as outputs on the RTSI pins, as indicated in the RTSI Triggers section, and on the PFI pins, as indicated in Chapter 4, Connecting Signals.

Chapter 3 Hardware Overview

Programmable Function Inputs

The 10 PFIs are connected to the signal routing multiplexer for each timing signal, and software can select a PFI as the external source for a given timing signal. Any PFI can be used as an input by any timing signal, and multiple timing signals can simultaneously use the same PFI. This flexible routing scheme reduces the need to change physical connections to the I/O connector for different applications. You can also individually enable each PFI pin to output a specific internal timing signal. For example, if you need the UPDATE* signal as an output on the I/O connector, software can turn on the output driver for the PFI5/UPDATE* pin.

Device and RTSI Clocks

Many functions performed by the NI PCI-6110/6111 require a frequency timebase to generate the necessary timing signals for controlling A/D conversions, DAC updates, or general-purpose signals at the I/O connector.

The NI PCI-6110/6111 can use either its internal 20 MHz timebase or a timebase received over the RTSI bus. In addition, if you configure the device to use the internal timebase, you can program the device to drive its internal timebase over the RTSI bus to another device that is programmed to receive this timebase signal. This clock source, whether local or from the RTSI bus, is used directly by the device as the primary frequency source. The default configuration at startup is to use the internal timebase without driving the RTSI bus timebase signal. This timebase is software-selectable.

NI PCI-6110/6111 User Manual 3-10 ni.com

RTSI Triggers

Chapter 3 Hardware Overview

The seven RTSI trigger lines on the RTSI bus provide a flexible interconnection scheme for the device sharing the RTSI bus. These bidirectional lines can drive any of eight timing signals onto the RTSI bus and can receive any of these timing signals. This signal connection scheme is shown in Figure 3-11.

DAQ-STC

TRIG1

TRIG2

CONVERT*

UPDATE*

WFTRIG

GPCTR0_SOURCE

Trigger

RTSI Bus Connector

Clock

RTSI Switch

switch

GPCTR0_GATE

GPCTR0_OUT

STARTSCAN

AIGATE

SISOURCE

UISOURCE

GPCTR1_SOURCE

GPCTR1_GATE

RTSI_OSC (20 MHz)

Figure 3-11. RTSI Bus Signal Connection

Refer to the Timing Connections section of Chapter 4, Connecting Signals, for a description of the signals shown in Figure 3-11.

Connecting Signals

This chapter describes how to make input and output signal connections to the NI PCI-6110/6111 through the device I/O connector. Table 4-1 shows the cables that can be used with the I/O connectors to connect to different accessories.

Table 4-1. I/O Connector Details

Device with

I/O Connector

NI PCI-6110, NI PCI-6111

Number

of Pins

I/O Connector

Caution Connections that exceed any of the maximum ratings of input or output signals

on the NI PCI-6110/6111 can damage the device and the computer. Maximum input ratings for each signal are given in the Protection column of Table 4-3. NI is not liable for any damage resulting from such signal connections.

Cable for

Connecting

to 100-Pin

Accessories

68 N/A SH68-68EP,

Figure 4-1 shows the pin assignments for the 68-pin I/O connector on the NI PCI-6110/6111. A signal description follows the connector pinouts. Figure 4-2 shows the pin assignments for the NI PCI-6110/6111 when used with a 50-pin accessory.

Cable for

Connecting

to 68-Pin

Accessories

SH68-68R1-EP

Cable for

Connecting

to 50-Pin

Accessories

SH6850

Chapter 4 Connecting Signals

ACH0–

ACH1+

ACH1GND

ACH2–

ACH3+

ACH3GND

NC NC

DAC0OUT

DAC1OUT

DIO4

DGND

DIO1

DIO6

DGND

+5 V

DGND

PFI0/TRIG1

PFI1/TRIG2

DGND

+5 V

DGND

PFI5/UPDATE*

PFI6/WFTRIG

DGND

PFI9/GPCTR0_GATE

GPCTR0_OUT

FREQ_OUT

34 68

33 67

32 66

31 65

30 64

29 63

28 62

27 61

26 60

25 59

24 58

23 57

22 56

21 55

20 54

19 53

18 52

17 51

16 50

15 49

14 48

13 47

12 46

11 45

10 44

943

842

741

640

539

438

337

236

135

ACH0+ ACH0GND

ACH1–

ACH2+

ACH2GND

ACH3–

NC NC NC

AOGND

DGND

DIO0

DIO5

DGND DIO2

DIO7

DIO3

SCANCLK

EXTSTROBE*

DGND

PFI2/CONVERT*

PFI3/GPCTR1_SOURCE

PFI4/GPCTR1_GATE

GPCTR1_OUT DGND

PFI7/STARTSCAN

PFI8/GPCTR0_SOURCE

DGND

NC on NI PCI-6111

NC = No Connect

Figure 4-1. 68-Pin I/O Connector Pin Assignment for the NI PCI-6110/6111

NI PCI-6110/6111 User Manual 4-2 ni.com

Chapter 4 Connecting Signals

DIO0

DGND

AOGND

DAC1OUT

DAC0OUT

NC NC

PFI0/TRIG1

ACH3–

ACH3+

ACH2–

ACH2+

ACH1–

ACH1+

ACH0–

ACH0+

ACH<0..3>GND

45 19 44

18 43

17 42

16 41

15 40

14 39

13 38

12 37

11 36

10 35

934

833

732

631

530

429

328

227

126

FREQ_OUT GPCTR0_OUT

PFI9/GPCTR0_GATE

PFI8/GPCTR0_SOURCE

PFI7/STARTSCAN

PFI6/WFTRIG

PFI5/UPDATE*

GPCTR1_OUT

PFI4/GPCTR1_GATE

PFI3/GPCTR1_SOURCE PFI2/CONVERT*

PFI1/TRIG2

PFI0/TRIG1

EXTSTROBE*

SCANCLK

+5 V

DGND

DIO7

DIO6 DIO5

DIO4

DIO3

DIO2

DIO1

NC on NI PCI-6111

Figure 4-2. 50-Pin Connector Pin Assignments for the NI PCI-6110/6111

I/O Connector Signal Descriptions

Table 4-2. Signal Descriptions for I/O Connector Pins

Signal Name Reference Direction Description

ACH<0..3>GND — — Analog Input Channels 0 through 3 ground—These pins

are the bias current return point for differential measurements. ACH<2..3>GND signals are no connects on the NI PCI-6111.

ACH<0..3>+ ACH<0..3>GND Input Analog Input Channels 0 through 3 (+)—These pins are

routed to the (+) terminal of the respective channel amplifier. ACH<2..3>+ signals are no connects on the NI PCI-6111.

Chapter 4 Connecting Signals

Table 4-2. Signal Descriptions for I/O Connector Pins (Continued)

Signal Name Reference Direction Description

ACH<0..3>– ACH<0..3>GND Input Analog Input Channels 0 through 3 (–)—These pins are

DAC0OUT AOGND Output Analog Channel 0 Output—This pin supplies the voltage

DAC1OUT AOGND Output Analog Channel 1 Output—This pin supplies the voltage

AOGND — — Analog Output Ground—The AO voltages are referenced

DGND — — Digital Ground—This pin supplies the reference for the

DIO<0..7> DGND Input or

Output

+5 V DGND Output +5 VDC Source—These pins are fused for up to 1 A of

SCANCLK DGND Output Scan Clock—This pin pulses once for each A/D

EXTSTROBE* DGND Output External Strobe—This output can be toggled under

routed to the (–) terminal of the respective channel amplifier. ACH<2..3>– signals are no connects on the NI PCI-6111.

output of AO channel 0.

output of AO channel 1.

to this node.

digital signals at the I/O connector as well as the +5 VDC supply.

Digital I/O signals—DIO6 and 7 can control the up/down signal of general-purpose counters 0 and 1, respectively.

+5 V supply. The fuse is self-resetting.

conversion when enabled. The low-to-high edge indica tes when the input signal can be removed from the input or switched to another signal.

software control to latch signals or trigger events on external devices.

PFI0/TRIG1 DGND Input

Output

PFI1/TRIG2 DGND Input

Output

NI PCI-6110/6111 User Manual 4-4 ni.com

PFI0/Trigger 1—As an input, this is either a PFI or the source for the hardware analog trigger. PFI signals are explained in the Timing Connections section. Refer to the Analog Trigger section of Chapter 3, Hardware

Overview, for more information about the hardware

analog trigger.

As an output, this is the TRIG1 signal. In posttrigger DAQ sequences, a low-to-high transition indicates the initiation of the DAQ sequence. In pretrigger applications, a low-to-high transition indicates the initiation of the pretrigger conversions.

PFI1/Trigger 2—As an input, this is a PFI.

As an output, this is the TRIG2 signal. In pretrigger applications, a low-to-high transition indicates the initiation of the posttrigger conversions. TRIG2 is not used in posttrigger applications.

Chapter 4 Connecting Signals

Table 4-2. Signal Descriptions for I/O Connector Pins (Continued)

Signal Name Reference Direction Description

PFI2/CONVERT* DGND Input

Output

PFI3/GPCTR1_SOURCE DGND Input

Output

PFI4/GPCTR1_GATE DGND Input

Output

GPCTR1_OUT DGND Output Counter 1 Output—This output is from the

PFI5/UPDATE* DGND Input

Output

PFI6/WFTRIG DGND Input

Output

PFI2/Convert—As an input, this is a PFI.

As an output, this is the CONVERT* signal. A high-to-low edge on CONVERT* indicates that an A/D conversion is occurring.

PFI3/Counter 1 Source—As an input, this is a PFI.

As an output, this is the GPCTR1_SOURCE signal. This signal reflects the actual source connected to the general-purpose counter 1.

PFI4/Counter 1 Gate—As an input, this is a PFI.

As an output, this is the GPCTR1_GATE signal. This signal reflects the actual gate signal connected to the general-purpose counter 1.

general-purpose counter 1 output.

PFI5/Update—As an input, this is a PFI.

As an output, this is the UPDATE* signal. A high-to-low edge on UPDATE* indicates that the AO primary group is being updated.

PFI6/Waveform Trigger—As an input, this is a PFI.

As an output, this is the WFTRIG signal. In timed AO sequences, a low-to-high transition indicates the initiation of the waveform generation.

PFI7/STARTSCAN DGND Input

Output

PFI8/GPCTR0_SOURCE DGND Input

Output

PFI9/GPCTR0_GATE DGND Input

Output

PFI7/Start of Scan—As an input, this is a PFI.

As an output, this is the STARTSCAN signal. This pin pulses once at the start of each AI scan in the interval scan. A low-to-high transition indicates the start of the scan.

PFI8/Counter 0 Source—As an input, this is a PFI.

As an output, this is the GPCTR0_SOURCE signal. This signal reflects the actual source connected to the general-purpose counter 0.

PFI9/Counter 0 Gate—As an input, this is a PFI.

As an output, this is the GPCTR0_GATE signal. This signal reflects the actual gate signal connected to the general-purpose counter 0.

Chapter 4 Connecting Signals

Table 4-2. Signal Descriptions for I/O Connector Pins (Continued)

Signal Name Reference Direction Description

GPCTR0_OUT DGND Output Counter 0 Output—This output is from the

general-purpose counter 0 output.

FREQ_OUT DGND Output Frequency Output—This output is from the frequency

generator output.

Table 4-3. I/O Signal Summary for the NI PCI-6110/6111

Signal

Type and

Signal Name

Direction

ACH<0..3>+ AI 1MΩ

ACH<0..3>– AI 10 nF 42 V — — — ±200 pA

ACH<0..3>GND AI — — — — — —

DAC0OUT AO 50 Ω Short-circuit

DAC1OUT AO 50 Ω Short-circuit

Impedance

Input/

Output

in parallel with

100 pF 1MΩ in parallel with

10 pF

Protection

(Volts)

On/Off

Source

(mA at V)

Sink

(mA at V)

Rise

Time

(ns)

Bias

42 V — — — —

5 at 10 5 at –10 300

to ground

V/µs

5 at 10 5 at –10 300

to ground

V/µs

—

AOGND AO — — — — — —

DGND DO — — — — — —

VCC DO 0.1 Ω Short-circuit

1 A — — —

to ground

DIO<0..7> DIO — Vcc +0.5 13 at (Vcc –0.4) 24 at0.4 1.1 50 kΩ pu

SCANCLK DO — — 3.5 at (Vcc –0.4) 5 at 0.4 1.5 50 kΩ pu

EXTSTROBE* DO — — 3.5 at (Vcc –0.4) 5 at 0.4 1.5 50 kΩ pu

PFI0/TRIG1 AI/DIO 10 kΩ ±35 Vcc +0.5 3.5 at (Vcc –0.4) 5 at 0.4 1.5 9kΩ pu

and 10 kΩ pd

PFI1/TRIG2 DIO — Vcc +0.5 3.5 at (Vcc –0.4) 5 at 0.4 1.5 50 kΩ pu

PFI2/CONVERT* DIO — V

+0.5 3.5 at (Vcc –0.4) 5 at 0.4 1.5 50 kΩ pu

NI PCI-6110/6111 User Manual 4-6 ni.com

Chapter 4 Connecting Signals

Table 4-3. I/O Signal Summary for the NI PCI-6110/6111 (Continued)

Signal Name

Signal Type and Direction

Impedance

Input/

Output

Protection

(Volts)

On/Off

Source

(mA at V)

Sink

(mA at V)

Rise

Time

(ns)

Bias

PFI3/GPCTR1_SOURCE DIO — Vcc +0.5 3.5 at (Vcc –0.4) 5 at 0.4 1.5 50 kΩ pu

PFI4/GPCTR1_GATE DIO — Vcc +0.5 3.5 at (Vcc –0.4) 5 at 0.4 1.5 50 kΩ pu

GPCTR1_OUT DO — — 3.5 at (Vcc –0.4) 5 at 0.4 1.5 50 kΩ pu

PFI5/UPDATE* DIO — Vcc +0.5 3.5 at (Vcc –0.4) 5 at 0.4 1.5 50 kΩ pu

PFI6/WFTRIG DIO — Vcc +0.5 3.5 at (Vcc –0.4) 5 at 0.4 1.5 50 kΩ pu

PFI7/STARTSCAN DIO — Vcc +0.5 3.5 at (Vcc –0.4) 5 at 0.4 1.5 50 kΩ pu

PFI8/GPCTR0_SOURCE DIO — Vcc +0.5 3.5 at (Vcc –0.4) 5 at 0.4 1.5 50 kΩ pu

PFI9/GPCTR0_GATE DIO — Vcc +0.5 3.5 at (Vcc –0.4) 5 at 0.4 1.5 50 kΩ pu

GPCTR0_OUT DO — — 3.5 at (Vcc –0.4) 5 at 0.4 1.5 50 kΩ pu

FREQ_OUT DO — — 3.5 at (Vcc –0.4) 5 at 0.4 1.5 50 kΩ pu

Applies to gain ≤ 1, impedance refers to ACH<0..3>–

Applies to gain > 1, impedance refers to ACH<0..3>–

AI/DIO = Analog Input/Digital I/O, DO = Digital Output, pd = pull-down, pu = pull-up

The tolerance on the 50 kΩ pull-up and pull-down resistors is very large. Actual value may range between 17 and 100 kΩ.

Chapter 4 Connecting Signals

Connecting Analog Input Signals

The NI PCI-6110/6111 channels are configured as pseudodifferential inputs. The input signal of each channel, ACH<0..3>+, is tied to the positive input of the PGIA, and each reference signal ACH<0..3>–, is tied to the negative input of the PGIA. The inputs are differential only in the sense that ground loops are broken. The reference signal, ACH<0..3>–, is not intended to carry signals of interest but only to provide a DC reference point for ACH<0..3>+ that may be different from ground.

Pseudodifferential signal connections reduce noise pickup and increase common-mode noise rejection. This connection type also allows input signals to float within the common-mode limits of the PGIA.

Caution Exceeding the differential and common-mode input ranges distorts the input

signals. Exceeding the maximum input voltage rating can damage the device and the computer. NI is not liable for any damage resulting from such signal connections. The maximum input voltage ratings are listed in the Protection column of Table 4-3.

You can use the PGIA in different ways when using different input configurations. Figure 4-3 shows a diagram of the PGIA.

in+

in–

PGIA

–

Vm = [V

Instrumentation

Amplifier

– V

in+

] × Gain

in–

Measured

Voltage

–

Figure 4-3. NI PCI-6110/6111 PGIA

NI PCI-6110/6111 User Manual 4-8 ni.com

The PGIA applies gain and common-mode voltage rejection and presents high input impedance to the AI signals connected to the NI PCI-6110/6111. Signals are routed to the positive and negative inputs of the PGIA. The PGIA converts two input signals to a signal that is the difference between the two input signals multiplied by the gain setting of the amplifier. The amplifier output voltage is referenced to the device ground. The ADC measures this output voltage when it performs A/D conversions.

Types of Signal Sources

When making signal connections, first determine whether the signal sources are floating or ground-referenced. The following sections describe these two signal types.

Floating Signal Sources

A floating signal source is not connected in any way to the building ground system but, rather, has an isolated ground-reference point. Some examples of floating signal sources are outputs of transformers, thermocouples, battery-powered devices, optical isolator outputs, and isolation amplifiers. An instrument or device that has an isolated output is a floating signal source. You must tie the ground reference of a floating signal to the NI PCI-6110/6111 AI ground to establish a local or onboard reference for the signal. Otherwise, the measured input signal varies as the source floats out of the common-mode input range.

Chapter 4 Connecting Signals

Ground-Referenced Signal Sources

A ground-referenced signal source is connected in some way to the building system ground and is, therefore, already connected to a common ground point with respect to the NI PCI-6110/6111, assuming that the computer is plugged into the same power system. Nonisolated outputs of instruments and devices that plug into the building power system fall into this category.

The difference in ground potential between two instruments connected to the same building power system is typically between 1 and 100 mV but can be much higher if power distribution circuits are not properly connected. If a grounded signal source is improperly measured, this difference may appear as a measurement error. The connection instructions for grounded signal sources are designed to eliminate this ground potential difference from the measured signal.

Chapter 4 Connecting Signals

Differential Measurements

The following sections discuss the use of differential (DIFF) measurements and considerations for measuring both floating and ground-referenced signal sources.

Table 4-4 summarizes the recommended DIFF signal connections and includes input examples for both types of signal sources.

Table 4-4. Signal Source Types

DIFF Input

Examples and

Signal Source

Floating Signal Source

(Not Connected to Building Ground)

Grounded Signal Source

Input Examples • Ungrounded thermocouples

• Signal conditioning with isolated outputs

• Battery devices

Differential (DIFF)

–

See text for information on bias resistors.

ACH0(+)

ACH0(–)

ACH0GND

Differential Connection Considerations

A differential connection is one in which the NI PCI-6110/6111 AI signal has its own reference signal or signal return path. The device channels are always configured in DIFF input mode. The input signal is tied to the positive input of the PGIA, and its reference signal, or return, is tied to the negative input of the PGIA.

Each differential signal uses two inputs—one for the signal and one for its reference signal.

Differential signal connections reduce noise pickup and increase common-mode noise rejection. Differential signal connections also allow input signals to float within the common-mode limits of the PGIA.

• Plug-in cards with nonisolated outputs

–

ACH0(+)

ACH0(–)

ACH0GND

–

NI PCI-6110/6111 User Manual 4-10 ni.com

Chapter 4 Connecting Signals

Differential Connections for Ground-Referenced Signal Sources

Figure 4-4 shows how to connect a ground-referenced signal source to a channel on the NI PCI-6110/6111.

Ground-

Referenced

Signal

Source

Common-

Mode

Noise and

Ground

Potential

I/O Connector

ACH0+

–

ACH0–

ACH0GND

ACH0 Connections Shown

Instrumentation

PGIA

–

Amplifier

Measured

Voltage

–

Figure 4-4. Differential Input Connections for Ground-Referenced Signals

With this type of connection, the PGIA rejects both the common-mode noise in the signal and the ground potential difference between the signal source and the device ground, shown as V

in Figure 4-4.

Chapter 4 Connecting Signals

Differential Connections for Nonreferenced or Floating Signal Sources

Figure 4-5 shows how to connect a floating signal source to a channel on the NI PCI-6110/6111.

ACH0+

Floating

Signal

Source

–

Bias

Current

Return

Paths

Bias Resistor (see text)

I/O Connector

Instrumentation

Amplifier

1MΩ 100pf

ACH0–

10nf

ACH0GND

ACH0 Connections Shown

PGIA

–

Measured

Voltage

–

Figure 4-5. Differential Input Connections for Nonreferenced Signals

Figure 4-5 shows a bias resistor connected between ACH0– and the floating signal source ground. If you do not use the resistor and the source is truly floating, the source often floats outside the common-mode signal range of the PGIA, and the PGIA saturates, causing erroneous readings. You must reference the source to the respective channel ground.

Common-Mode Signal Rejection Considerations

Figure 4-4 shows connections for signal sources that are already referenced to some ground point with respect to the NI PCI-6110/6111. In theory, the PGIA can reject any voltage caused by ground-potential differences between the signal source and the device. In addition, with pseudodifferential input connections, the PGIA can reject common-mode noise pickup in the leads connecting the signal sources to the device.

NI PCI-6110/6111 User Manual 4-12 ni.com

Like any amplifier, the common-mode rejection ratio (CMRR) of the PGIA is limited at high frequency. This limitation has been compensated for in the design of the NI PCI-6110/6111 by using a common-mode choke on each channel. The purpose of the 10 nF capacitance on the ACH<0..3>– connection is to provide an impedance for this choke to work against at high frequency, thus improving the high-frequency CMRR.

Depending upon your application and the type of common noise at your source, further common-noise rejection might be gained by placing a

0.1 µF ceramic bypass capacitor between ACH<0..3> and ACH<0..3>GND.

Working Voltage Range

The PGIA operates normally by amplifying signals of interest while rejecting common-mode signals as long as the following three conditions are met:

1. The common-mode voltage (V ACH<0..3>GND from ACH<0..3>– and which is shown in Figure 4-5, must be less than ±11 V. This V

2. The signal voltage (V ACH<0..3>– from ACH<0..3>+ and which is shown in Figure 4-5, must be less than or equal to the range selection of the given channel. If V

is greater than the range selected, the signal clips and information

is lost.

3. The total working voltage of the positive input, which can be thought of as (V ACH<0..3>+, must be less than ±11 V for ranges ≤ ±10 V or less than ±42 V for ranges > ±10 V.

Chapter 4 Connecting Signals

which is equivalent to subtracting

cm),

is a constant for all range selections.

), which is equivalent to subtracting

+ Vs) or simply as subtracting ACH<0..3>GND from

If any of these conditions are exceeded, current limiters limit the input current to 20 mA maximum into any input until the fault condition is removed.

Note All inputs are protected at up to ±42 V.

Chapter 4 Connecting Signals

Analog Output Signal Connections

The AO signals are DAC0OUT, DAC1OUT, and AOGND.

DAC0OUT is the voltage output signal for AO channel 0, DAC1OUT is the voltage output signal for AO channel 1, and AOGND is the ground reference signal for the AO channels.

Figure 4-6 shows how to make AO connections to the NI PCI-6110/6111.

DAC0OUT

Channel 0

Load

VOUT 0

VOUT 1

–

AOGND

DAC1OUT

Channel 1

Analog Output Channels

NI PCI-6110/6111

Figure 4-6. Analog Output Connections

NI PCI-6110/6111 User Manual 4-14 ni.com

Digital I/O Signal Connections

The DIO signals are DIO<0..7> and DGND. DIO<0..7> are the signals making up the DIO port, and DGND is the ground reference signal for the DIO port. You can program all lines individually to be inputs or outputs.

Caution Exceeding the maximum input voltage ratings, which are listed in Table 4-3, can

damage the NI PCI-6110/6111 and the computer. NI is not liable for any damage resulting from such signal connections.

Figure 4-7 shows signal connections for three typical DIO applications.

+5 V

LED

Chapter 4 Connecting Signals

DIO<4..7>

TTL Signal

+5 V

Switch

DGND

I/O Connector

NI PCI-6110/6111

Figure 4-7. Digital I/O Connections

DIO<0..3>

Chapter 4 Connecting Signals

Figure 4-7 shows DIO<0..3> configured for digital input and DIO<4..7> configured for digital output. Digital input applications include receiving TTL signals and sensing external device states, such as the switch state shown in Figure 4-7. Digital output applications include sending TTL signals and driving external devices, such as the LED shown in Figure 4-7.

Power Connections

Two pins on the I/O connector supply +5 V from the computer power supply using a self-resetting fuse. The fuse resets automatically within a few seconds after the overcurrent condition is removed. These pins are referenced to DGND and can be used to power external digital circuitry.

Power rating+4.65 to +5.25 VDC at 1 A

Caution Under no circumstances should you connect these +5 V power pins directly to

analog or digital ground or to any other voltage source on the NI PCI-6110/6111 or any other device. Doing so can damage the device and the computer. NI is not liable for damage resulting from such a connection.

Timing Connections

Caution Exceeding the maximum input voltage ratings, which are listed in Table 4-3, can

damage the NI PCI-6110/6111 and the computer. NI is not liable for any damage resulting from such signal connections.

All external control over the timing of the NI PCI-6110/6111 is routed through the 10 PFIs, labeled PFI0 through PFI9. These signals are explained in the next section, Programmable Function Input Connections. These PFIs are bidirectional; as outputs they are not programmable and reflect the state of many DAQ, waveform generation, and general-purpose timing signals. There are five other dedicated outputs for the remainder of the timing signals. As inputs, the PFI signals are programmable and can control any DAQ, waveform generation, and general-purpose timing signals.

The DAQ signals are explained in the DAQ Timing Connections section. The waveform generation signals are explained in the Waveform

Generation Timing Connections section. The general-purpose timing

signals are explained in the General-Purpose Timing Signal Connections section.

NI PCI-6110/6111 User Manual 4-16 ni.com

Chapter 4 Connecting Signals

All digital timing connections are referenced to DGND. Figure 4-8 illustrates how to connect an external TRIG1 source and an external CONVERT* source to two NI PCI-6110/6111 PFI pins.

PFI0/TRIG1

PFI7/STARTSCAN

TRIG1

Source

STARTSCAN

Source

I/O Connector

Figure 4-8. Timing I/O Connections

Programmable Function Input Connections

There are a total of 13 internal timing signals that you can externally control from the PFI pins. The source for each signal is software-selectable from any PFI when you want external control. This flexible routing scheme reduces the need to change the physical wiring to the device I/O connector for applications requiring alternative wiring.

You can individually enable each PFI pin to output a specific internal timing signal. For example, if you need the STARTSCAN* signal as an output on the I/O connector, software can turn on the output driver for the PFI2/STARTSCAN* pin.

DGND

NI PCI-6110/6111

Caution Be careful not to externally drive a PFI signal when it is configured as an output.

Chapter 4 Connecting Signals

In edge-detection mode, the minimum pulse width required is 10 ns. This setting applies for both rising-edge and falling-edge polarity settings. Edge-detect mode does not have a maximum pulse-width requirement.

In level-detection mode, the PFIs themselves do not impose a minimum or maximum pulse-width requirement, but the particular timing signal being controlled can impose limits. These requirements are listed later in this chapter.

DAQ Timing Connections

The DAQ timing signals are TRIG1, TRIG2, STARTSCAN, CONVERT*, AIGATE, SISOURCE, SCANCLK, and EXTSTROBE*.

Posttriggered data acquisition allows you to view only data that is acquired after a trigger event is received. A typical posttriggered DAQ sequence is shown in Figure 4-9. On the NI PCI-6110/6111, each STARTSCAN pulse initiates one CONVERT* pulse.

TRIG1

STARTSCAN

CONVERT*

Scan Counter

Figure 4-9. Typical Posttriggered Acquisition

13042

Pretriggered data acquisition allows you to view data that is acquired before the trigger of interest in addition to data acquired after the trigger. Figure 4-10 shows a typical pretriggered DAQ sequence. The description for each signal shown in these figures appears later in this chapter.

NI PCI-6110/6111 User Manual 4-18 ni.com

TRIG1

Chapter 4 Connecting Signals

TRIG2

STARTSCAN

CONVERT*

Scan Counter

n/a

01231 0222

Figure 4-10. Typical Pretriggered Acquisition

TRIG1 Signal

Any PFI pin can receive as an input the TRIG1 signal, which is available as an output on the PFI0/TRIG1 pin.

Refer to Figures 4-9 and 4-10 for the relationship of TRIG1 to the DAQ sequence.

As an input, the TRIG1 signal is configured in the edge-detection mode. You can select any PFI pin as the source for TRIG1 and configure the polarity selection for either rising or falling edge. The selected edge of the TRIG1 starts the DAQ sequence for both posttriggered and pretriggered acquisitions. The NI PCI-6110/6111 supports analog triggering on the PFI0/TRIG1 pin. Refer to Chapter 3, Hardware Overview, for more information on analog triggering.

As an output, TRIG1 reflects the action that initiates a DAQ sequence even if another PFI is externally triggering the acquisition. The output is an active high pulse with a pulse width of 25 to 50 ns. This output is set to high-impedance at startup.

Chapter 4 Connecting Signals

Figures 4-11 and 4-12 show the timing requirements for TRIG1.

Rising-Edge

Polarity

Falling-Edge

Polarity

tw = 10 ns minimum

Figure 4-11. TRIG1 Input Signal Timing

tw = 25 to 50 ns

Figure 4-12. TRIG1 Output Signal Timing

The device also uses TRIG1 to initiate pretriggered DAQ operations. In most pretriggered applications, TRIG1 is generated by a software trigger. Refer to the TRIG2 signal description for a complete description of the use of TRIG1 and TRIG2 in a pretriggered DAQ operation.

TRIG2 Signal

Any PFI pin can receive as an input the TRIG2 signal, which is available as an output on the PFI1/TRIG2 pin. Refer to Figure 4-10 for the relationship of TRIG2 to the DAQ sequence.

As an input, TRIG2 is configured in the edge-detection mode. You can select any PFI pin as the source for TRIG2 and configure the polarity selection for either rising or falling edge. The selected edge of TRIG2 initiates the posttriggered phase of a pretriggered DAQ sequence. In pretriggered mode, the TRIG1 signal initiates the data acquisition. The scan counter (SC) indicates the minimum number of scans before TRIG2 can be recognized. After the SC decrements to zero, it is loaded with the number of posttrigger scans to acquire while the acquisition continues. The device ignores TRIG2 if it is asserted prior to the SC decrementing to zero. After

NI PCI-6110/6111 User Manual 4-20 ni.com

Chapter 4 Connecting Signals

the selected edge of TRIG2 is received, the device acquires a fixed number of scans and the acquisition stops. This mode acquires data both before and after receiving TRIG2.

As an output, TRIG2 reflects the posttrigger in a pretriggered acquisition sequence even if another PFI is externally triggering the acquisition. TRIG2 is not used in posttriggered data acquisition. The output is an active high pulse with a pulse width of 25 to 50 ns. This output is set to high impedance at startup.

Figures 4-13 and 4-14 show the timing requirements for TRIG2.

Rising-Edge

Polarity

Falling-Edge

Polarity

tw = 10 ns minimum

Figure 4-13. TRIG2 Input Signal Timing

tw = 25 to 50 ns

Figure 4-14. TRIG2 Output Signal Timing

Chapter 4 Connecting Signals

STARTSCAN Signal

Any PFI pin can receive as an input the STARTSCAN signal, which is available as an output on the PFI7/STARTSCAN pin. Refer to Figures 4-9 and 4-10 for the relationship of STARTSCAN to the DAQ sequence.

As an input, STARTSCAN is configured in the edge-detection mode. You can select any PFI pin as the source for STARTSCAN and configure the polarity selection for either rising or falling edge. The selected edge of STARTSCAN initiates a scan. The sample interval counter (SI2) starts if you select internally triggered CONVERT*.

As an output, STARTSCAN reflects the actual start pulse that initiates a scan even if another PFI is externally triggering the starts. You have two output options. The first is an active high pulse with a pulse width of 25 to 50 ns, which indicates the start of the scan. The second action is an active high pulse that terminates at the start of the last conversion in the scan, which indicates a scan in progress. STARTSCAN is deasserted t last conversion in the scan is initiated. This output is set to high-impedance at startup.

Figures 4-15 and 4-16 show the input and output timing requirements for STARTSCAN.

after the

off

Rising-Edge

Polarity

Falling-Edge

Polarity

tw = 10 ns minimum

Figure 4-15. STARTSCAN Input Signal Timing

NI PCI-6110/6111 User Manual 4-22 ni.com

Start Pulse

CONVERT*

STARTSCAN

Chapter 4 Connecting Signals

tw = 25 to 50 ns

a. Star of Scan

= 10 ns minimum t

off

b. Scan in Progress, Two Conversions per Scan

off

Figure 4-16. STARTSCAN Output Signal Timing

The CONVERT* pulses are masked off until the device generates the STARTSCAN signal. If you are using internally generated conversions, the first CONVERT* appears when SI2 reaches zero. If you select an external CONVERT*, the first external pulse after STARTSCAN generates a conversion. The STARTSCAN pulses should be separated by at least one scan period.

A counter on the NI PCI-6110/6111 device internally generates STARTSCAN unless you select some external source. This counter is started by the TRIG1 signal and is stopped by either software or the SC.

Scans generated by either an internal or external STARTSCAN signal are inhibited unless they occur within a DAQ sequence. Scans occurring within a DAQ sequence may be gated by either the hardware (AIGATE) signal or software command register gate.

The NI PCI-6110/6111 uses a three-point analog FIFO to digitize the input. Although the point is digitized on the appropriate edge of STARTSCAN (internally supplied unless you pass 0 for the scanTimebase), it is not sent to NI-DAQ until three additional edges of STARTSCAN clock the point. Consequently, you may not see the last three points of the acquisition.

Chapter 4 Connecting Signals

If you are performing an internally timed acquisition, NI-DAQ generates three extra points to clock the data for you. However, if you perform an externally clocked acquisition, NI-DAQ does not know when the last point is taken, so you must provide the three extra pulses.

CONVERT* Signal

Any PFI pin can receive as an input the CONVERT* signal, which is available as an output on the PFI2/CONVERT* pin.

Refer to Figures 4-9 and 4-10 for the relationship of CONVERT* to the DAQ sequence.

As an input, CONVERT* is configured in the edge-detection mode. You can select any PFI pin as the source for CONVERT* and configure the polarity selection for either rising or falling edge. The selected edge of CONVERT* initiates an A/D conversion.

As an output, CONVERT* reflects the actual convert pulse that is connected to the ADC, even if another PFI is externally generating the conversions. The output is an active low pulse with a pulse width of 50 to 100 ns. This output is set to high-impedance at startup.

Figures 4-17 and 4-18 show the timing requirements for CONVERT*.

Rising-Edge

Polarity

Falling-Edge

Polarity

tw = 10 ns minimum

Figure 4-17. CONVERT* Input Signal Timing

NI PCI-6110/6111 User Manual 4-24 ni.com

Chapter 4 Connecting Signals

tw = 50 to 100 ns

Figure 4-18. CONVERT* Output Signal Timing

The ADC switches to hold mode within 20 ns of the selected edge. This hold-mode delay time is a function of temperature and does not vary from one conversion to the next.

The SI2 on the NI PCI-6110/6111 normally generates CONVERT* unless you select some external source. The counter is started by the STARTSCAN signal and continues to count down and reload itself until the scan is finished. It then reloads itself in preparation for the next STARTSCAN pulse.

A/D conversions generated by either an internal or external CONVERT* signal are inhibited unless they occur within a DAQ sequence. Scans occurring within a DAQ sequence may be gated by either the hardware (AIGATE) signal or software command register gate.

AIGATE Signal

Any PFI pin can receive as an input the AIGATE signal, which is not available as an output on the I/O connector. The AIGATE signal can mask off scans in a DAQ sequence. You can configure the PFI pin you select as the source for the AIGATE signal in either the level-detection or edge-detection mode. You can configure the polarity selection for the PFI pin for either active high or active low.

In the level-detection mode if AIGATE is active, the STARTSCAN signal is masked off and no scans can occur. In the edge-detection mode, the first active edge disables the STARTSCAN signal, and the second active edge enables STARTSCAN.

AIGATE can neither stop a scan in progress nor continue a previously gated-off scan. Once a scan has started, AIGATE does not gate off conversions until the beginning of the next scan and, conversely, if conversions are being gated off, AIGATE does not gate them back on until the beginning of the next scan.

Chapter 4 Connecting Signals

SISOURCE Signal

Any PFI pin can receive as an input the SISOURCE signal, which is not available as an output on the I/O connector. The SI2 uses SISOURCE as a clock to time the generation of the STARTSCAN signal. You must configure the PFI pin you select as the source for SISOURCE in the level-detection mode. You can configure the polarity selection for the PFI pin for either active high or active low.

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 23 ns high or low. There is no minimum frequency limitation.

Either the 20 MHz or 100 kHz internal timebase generates SISOURCE unless you select some external source. Figure 4-19 shows the timing requirements for SISOURCE.

Figure 4-19. SISOURCE Signal Timing

= 50 ns minimum

tw = 23 ns minimum

SCANCLK Signal

SCANCLK is an output-only signal that generates a pulse with the leading edge occurring approximately 50 to 100 ns after an A/D conversion begins. The polarity of this output is software-selectable, but it is typically configured so that a low-to-high leading edge can clock external AI multiplexers indicating when the input signal has been sampled and can be removed. This signal has a 450 ns pulse width and is software enabled.

Note SCANCLK polarity is low-to-high and cannot be changed programmatically using

NI-DAQ.

NI PCI-6110/6111 User Manual 4-26 ni.com

Figure 4-20 shows the timing for SCANCLK.

CONVERT*

Chapter 4 Connecting Signals

SCANCLK

= 50 to 100 ns

tw = 450 ns

Figure 4-20. SCANCLK Signal Timing

EXTSTROBE* Signal

EXTSTROBE* is an output-only signal that generates either a single pulse or a sequence of eight pulses in the hardware-strobe mode. An external device can use this signal to latch signals or to trigger events. In the single-pulse mode, software controls the level of EXTSTROBE*. A 10 µs and a 1.2 µs clock are available for generating a sequence of eight pulses in the hardware-strobe mode.

Note EXTSTROBE* cannot be enabled through NI-DAQ.

Figure 4-21 shows the timing for the hardware-strobe mode EXTSTROBE* signal.

tw = 600 ns or 5 µs

Figure 4-21. EXTSTROBE* Signal Timing

Waveform Generation Timing Connections

The analog group defined for the NI PCI-6110/6111 is controlled by WFTRIG, UPDATE*, and UISOURCE.

Chapter 4 Connecting Signals

WFTRIG Signal

Any PFI pin can externally input the WFTRIG signal, which is available as an output on the PFI6/WFTRIG pin.

As an input, WFTRIG is configured in the edge-detection mode. You can select any PFI pin as the source for WFTRIG and configure the polarity selection for either rising or falling edge. The selected edge of WFTRIG starts the waveform generation for the DACs. The update interval counter (UI) is started if you select internally generated UPDATE*.

As an output, WFTRIG reflects the trigger that initiates waveform generation, even if the waveform generation is being externally triggered by another PFI. The output is an active high pulse with a pulse width of 25 to 50 ns. This output is set to high-impedance at startup.

Figures 4-22 and 4-23 show the timing requirements for WFTRIG.

Rising-Edge

Polarity

Falling-Edge

Polarity

tw = 10 ns minimum

Figure 4-22. WFTRIG Input Signal Timing

tw = 25 to 50 ns

Figure 4-23. WFTRIG Output Signal Timing

NI PCI-6110/6111 User Manual 4-28 ni.com

Chapter 4 Connecting Signals

UPDATE* Signal

Any PFI pin can externally input the UPDATE* signal, which is available as an output on the PFI5/UPDATE* pin.

As an input, UPDATE* is configured in the edge-detection mode. You can select any PFI pin as the source for UPDATE* and configure the polarity selection for either rising or falling edge. The selected edge of UPDATE* updates the outputs of the DACs. In order to use UPDATE*, you must set the DACs to posted-update mode.

As an output, UPDATE* reflects the actual update pulse that is connected to the DACs, even if the updates are being externally generated by another PFI. The output is an active low pulse with a pulse width of 50 to 75 ns. This output is set to high-impedance at startup.

Figures 4-24 and 4-25

Rising-Edge

Polarity

Falling-Edge

Polarity

show the timing requirements for UPDATE*.

tw = 10 ns minimum

Figure 4-24. UPDATE* Input Signal Timing

tw = 50 to 75 ns

Figure 4-25. UPDATE* Output Signal Timing

The DACs are updated within 100 ns of the leading edge. Separate the UPDATE* pulses with enough time that new data can be written to the DAC latches.

Chapter 4 Connecting Signals

The NI PCI-6110/6111UI normally generates UPDATE* unless you select some external source. The WFTRIG signal starts the UI, and the UI can be stopped by software or the internal Buffer Counter.

D/A conversions generated by either an internal or external UPDATE* signal do not occur when gated by the software command register gate.

UISOURCE Signal

Any PFI pin can externally input the UISOURCE signal, which is not available as an output on the I/O connector. The UI uses UISOURCE as a clock to time the generation of the UPDATE* signal. You must configure the PFI pin you select as the source for UISOURCE in the level-detection mode. You can configure the polarity selection for the PFI pin for either active high or active low.

Figure 4-26 shows the timing requirements for the UISOURCE signal.

Figure 4-26. UISOURCE Signal Timing

= 50 ns minimum

tw = 10 ns minimum

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 10 ns high or low. There is no minimum frequency limitation.

Either the 20 MHz or 100 kHz internal timebase normally generates the UISOURCE signal unless you select some external source.

General-Purpose Timing Signal Connections

The general-purpose timing signals are GPCTR0_SOURCE, GPCTR0_GATE, GPCTR0_OUT, GPCTR0_UP_DOWN, GPCTR1_SOURCE, GPCTR1_GATE, GPCTR1_OUT, GPCTR1_UP_DOWN, and FREQ_OUT.

NI PCI-6110/6111 User Manual 4-30 ni.com

Chapter 4 Connecting Signals

GPCTR0_SOURCE Signal

Any PFI pin can externally input the GPCTR0_SOURCE signal, which is available as an output on the PFI8/GPCTR0_SOURCE pin.

As an input, GPCTR0_SOURCE is configured in the edge-detection mode. You can select any PFI pin as the source for GPCTR0_SOURCE and configure the polarity selection for either rising or falling edge.

As an output, GPCTR0_SOURCE reflects the actual clock connected to general-purpose counter 0, even if another PFI is externally inputting the source clock. This output is set to high-impedance at startup.

Figure 4-27 shows the timing requirements for GPCTR0_SOURCE.

Figure 4-27. GPCTR0_SOURCE Signal Timing

= 50 ns minimum

tw = 10 ns minimum

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 10 ns high or low. There is no minimum frequency limitation.

The 20 MHz or 100 kHz timebase normally generates the GPCTR0_SOURCE signal unless you select some external source.

GPCTR0_GATE Signal

Any PFI pin can externally input the GPCTR0_GATE signal, which is available as an output on the PFI9/GPCTR0_GATE pin.

As an input, GPCTR0_GATE is configured in the edge-detection mode. You can select any PFI pin as the source for GPCTR0_GATE and configure the polarity selection for either rising or falling edge. You can use the gate signal in a variety of different applications to perform actions such as starting and stopping the counter, generating interrupts, and saving the counter contents.

Chapter 4 Connecting Signals

As an output, GPCTR0_GATE reflects the actual gate signal connected to general-purpose counter 0, even if the gate is being externally generated by another PFI. This output is set to high-impedance at startup.

Figure 4-28 shows the timing requirements for the GPCTR0_GATE signal.

Rising-Edge

Polarity

Falling-Edge

Polarity

tw = 10 ns minimum

Figure 4-28. GPCTR0_GATE Signal Timing

GPCTR0_OUT Signal

This signal is available only as an output on the GPCTR0_OUT pin. The GPCTR0_OUT signal reflects the terminal count (TC) of general-purpose counter 0. You have two software-selectable output options—pulse on TC and toggle output polarity on TC. The output polarity is software-selectable for both options. This output is set to high-impedance at startup. Figure 4-29 shows the timing of GPCTR0_OUT.

GPCTR0_SOURCE

GPCTR0_OUT

(Pulse on TC)

GPCTR0_OUT

(Toggle Output on TC)

Figure 4-29. GPCTR0_OUT Signal Timing

NI PCI-6110/6111 User Manual 4-32 ni.com

Chapter 4 Connecting Signals

GPCTR0_UP_DOWN Signal

This signal can be externally input on the DIO6 pin and is not available as an output on the I/O connector. The general-purpose counter 0 counts down when this pin is at a logic low and counts up when it is at a logic high. You can disable this input so that software controls the up-down functionality and leaves the DIO6 pin free for general use.

GPCTR1_SOURCE Signal

Any PFI pin can externally input the GPCTR1_SOURCE signal, which is available as an output on the PFI3/GPCTR1_SOURCE pin.

As an input, GPCTR1_SOURCE is configured in the edge-detection mode. You can select any PFI pin as the source for GPCTR1_SOURCE and configure the polarity selection for either rising or falling edge.

As an output, GPCTR1_SOURCE monitors the actual clock connected to general-purpose counter 1, even if the source clock is being externally generated by another PFI. This output is set to tri-state at startup.

Figure 4-30 shows the timing requirements for GPCTR1_SOURCE.

Figure 4-30. GPCTR1_SOURCE Signal Timing

= 50 ns minimum

tw = 10 ns minimum

The maximum allowed frequency is 20 MHz, with a minimum pulse width of 10 ns high or low. There is no minimum frequency limitation.

The 20 MHz or 100 kHz timebase normally generates the GPCTR1_SOURCE unless you select some external source.

Chapter 4 Connecting Signals

GPCTR1_GATE Signal

Any PFI pin can externally input the GPCTR1_GATE signal, which is available as an output on the PFI4/GPCTR1_GATE pin.

As an input, GPCTR1_GATE is configured in edge-detection mode. You can select any PFI pin as the source for GPCTR1_GATE and configure the polarity selection for either rising or falling edge. You can use the gate signal in a variety of different applications to perform such actions as starting and stopping the counter, generating interrupts, saving the counter contents, and so on.

As an output, GPCTR1_GATE monitors the actual gate signal connected to general-purpose counter 1, even if the gate is being externally generated by another PFI. This output is set to high-impedance at startup.

Figure 4-31 shows the timing requirements for the GPCTR1_GATE signal.

Rising-Edge

Polarity

Falling-Edge

Polarity

tw = 10 ns minimum

Figure 4-31. GPCTR1_GATE Signal Timing

NI PCI-6110/6111 User Manual 4-34 ni.com

GPCTR1_SOURCE

GPCTR1_OUT

(Pulse on TC)

GPCTR1_OUT

(Toggle Output on TC)

Chapter 4 Connecting Signals

GPCTR1_OUT Signal

This signal is available only as an output on the GPCTR1_OUT pin. The GPCTR1_OUT signal monitors the TC of general-purpose counter 1. You have two software-selectable output options—pulse on TC and toggle output polarity on TC. The output polarity is software-selectable for both options. This output is set to high-impedance at startup. Figure 4-32 shows the timing requirements for GPCTR1_OUT.

Figure 4-32. GPCTR1_OUT Signal Timing

GPCTR1_UP_DOWN Signal

This signal can be externally input on the DIO7 pin and is not available as an output on the I/O connector. General-purpose counter 1 counts down when this pin is at a logic low and counts up at a logic high. This input can be disabled so that software can control the up-down functionality and leave the DIO7 pin free for general use.

Figure 4-33

shows the timing requirements for the GATE and SOURCE

input signals and the timing specifications for the NI PCI-6110/6111 OUT output signals.

Chapter 4 Connecting Signals

SOURCE

GATE

OUT

gsu

Source Clock Period Source Pulse Width Gate Setup Time Gate Hold Time Gate Pulse Width Output Delay Time

out

50 ns minimum

23 ns minimum

10 ns minimum

gsu

out

0 ns minimum

10 ns minimum

80 ns maximum

Figure 4-33. GPCTR Timing Summary

The GATE and OUT signal transitions shown in Figure 4-33 are referenced to the rising edge of the SOURCE signal. This timing diagram assumes that the counters are programmed to count rising edges. The same timing diagram, but with the source signal inverted and referenced to the falling edge of the source signal, applies when the counter is programmed to count falling edges.

The GATE input timing parameters are referenced to the signal at the SOURCE input or to one of the internally generated signals on the NI PCI-6110/6111. Figure 4-33 shows the GATE signal referenced to the rising edge of a source signal. The gate must be valid (either high or low) for at least 10 ns before the rising or falling edge of a source signal for the gate to take effect at that source edge, as shown by t

and tgh in

gsu

Figure 4-33. The gate signal is not required to be held after the active edge of the source signal.

If you use an internal timebase clock, the gate signal cannot be synchronized with the clock. In this case, gates applied close to a source edge take effect either on that source edge or on the next one. This arrangement results in an uncertainty of one source clock period with respect to unsynchronized gating sources.

NI PCI-6110/6111 User Manual 4-36 ni.com

The OUT output timing parameters are referenced to the signal at the SOURCE input or to one of the internally generated clock signals on the NI PCI-6110/6111. Figure 4-33 shows the OUT signal referenced to the rising edge of a source signal. Any OUT signal state changes occur within 80 ns after the rising or falling edge of the source signal.

FREQ_OUT Signal

This signal is available only as an output on the FREQ_OUT pin. The frequency generator for the NI PCI-6110/6111 outputs the FREQ_OUT pin. The frequency generator is a 4-bit counter that can divide its input clock by the numbers 1 through 16. The input clock of the frequency generator is software-selectable from the internal 10 MHz and 100 kHz timebases. The output polarity is software-selectable. This output is set to high-impedance at startup.

Field Wiring Considerations

Environmental noise can seriously affect the measurement accuracy of the NI PCI-6110/6111 if you do not take proper care when running signal wires between signal sources and the device. The following recommendations apply mainly to AI signal routing to the device, although they also apply to signal routing in general.

Chapter 4 Connecting Signals

Minimize noise pickup and maximize measurement accuracy by taking the following precautions:

• Use differential AI connections to reject common-mode noise.

• Use individually shielded, twisted-pair wires to connect AI signals to the device. With this type of wire, the signals attached to the ACH+ and ACH– inputs are twisted together and then covered with a shield. You then connect this shield only at one point to the signal source ground. This kind of connection is required for signals traveling through areas with large magnetic fields or high electromagnetic interference.

• Route signals to the device carefully. Keep cabling away from noise sources. The most common noise source in a PCI DAQ system is the video monitor. Separate the monitor from the analog signals as far as possible.

• Separate the NI PCI-6110/6111 signal lines from high-current or high-voltage lines. These lines can induce currents in or voltages on the NI PCI-6110/6111 signal lines if they run in parallel paths at a close distance. To reduce the magnetic coupling between lines,

Chapter 4 Connecting Signals

separate them by a reasonable distance if they run in parallel, or run the lines at right angles to each other.

• Do not run signal lines through conduits that also contain power lines.

• Protect signal lines from magnetic fields caused by electric motors, welding equipment, breakers, or transformers by running them through special metal conduits.

For more information, refer to the NI Developer Zone tutorial, Field Wiring and Noise Consideration for Analog Signals, available at

ni.com/zone.

NI PCI-6110/6111 User Manual 4-38 ni.com

Calibration

This chapter discusses the calibration procedures for the NI PCI-6110/6111. NI-DAQ includes calibration functions for performing all of the steps in the calibration process.

Calibration refers to the process of minimizing measurement and output voltage errors by making small circuit adjustments. On the NI PCI-6110/6111, these adjustments take the form of writing values to onboard calibration DACs (CalDACs).

Most applications require some form of device calibration. If you do not calibrate the device, the signals and measurements could have very large offset, gain, and linearity errors.

Three levels of calibration are available to you and described in this chapter. The first level is the fastest, easiest, and least accurate; whereas, the last level is the slowest, most difficult, and most accurate.

Loading Calibration Constants

The NI PCI-6110/6111 is factory calibrated before shipment at approximately 25 °C to the levels indicated in Appendix A, Specifications. The associated calibration constants—the values that were written to the CalDACs to achieve calibration in the factory—are stored in the onboard nonvolatile memory (EEPROM). Because the CalDACs have no memory capability, they do not retain calibration information when the device is unpowered. Loading calibration constants refers to the process of loading the CalDACs with the values stored in the EEPROM. NI-DAQ determines when this is necessary and does it automatically. If you are not using NI-DAQ, you must load these values yourself.

In the EEPROM there is a user-modifiable calibration area in addition to the permanent factory calibration area. This means that you can load the CalDACs with values either from the original factory calibration or from a calibration that you subsequently performed.

This method of calibration is not very accurate because it does not take into account the fact that the device measurement and output voltage errors can

Chapter 5 Calibration

vary with time and temperature. It is better to self-calibrate when the device is installed in the environment in which it is used.

Self-Calibration

The NI PCI-6110/6111 can measure and correct for almost all of its calibration-related errors without any external signal connections. NI-DAQ provides a self-calibration method. This self-calibration process, which generally takes less than a minute, is the preferred method of assuring accuracy in your application. Initiate self-calibration to minimize the effects of offset, gain, and linearity drifts, particularly those due to warmup.

Immediately after self-calibration, the only significant residual calibration error could be gain error due to time or temperature drift of the onboard voltage reference. This error is addressed by external calibration, which is discussed in the following section. If you are interested primarily in relative measurements, you can ignore a small amount of gain error, and self-calibration should be sufficient.

External Calibration

The NI PCI-6110/6111 has an onboard calibration reference to ensure the accuracy of self-calibration. The specifications are listed in Appendix A,

Specifications. The reference voltage is measured at the factory and stored

in the EEPROM for subsequent self-calibrations. This voltage is stable enough for most applications, but if you are using the device at an extreme temperature or if the onboard reference has not been measured for a year or more, you may wish to externally calibrate the device.

An external calibration refers to calibrating the device with a known external reference rather than relying on the onboard reference. Redetermining the value of the onboard reference is part of this process and the results can be saved in the EEPROM, so you should not have to perform an external calibration very often. You can externally calibrate the device by calling the NI-DAQ calibration function.

To externally calibrate the device, be sure to use a very accurate external reference. The reference should be several times more accurate than the device itself. For example, to calibrate a 16-bit device, the external reference should be at least ±0.001% (±10 ppm) accurate.

For a detailed calibration procedure for the NI PCI-6110/6111, click Manual Calibration Procedures at

NI PCI-6110/6111 User Manual 5-2 ni.com

ni.com/calibration.

Specifications

This appendix lists the specifications of the NI PCI-6110/6111. These specifications are typical at 25 °C unless otherwise noted.

Analog Input

Input Characteristics

Number of channels

NI PCI-6110.................................... 4 pseudodifferential

NI PCI-6111.................................... 2 pseudodifferential

Type of ADC

Resolution ....................................... 12 bits, 1 in 4,096

Pipeline ...........................................3

Sampling rate

Maximum........................................ 5 MS/s

Minimum ........................................ 1 kS/s

Input coupling ........................................ DC or AC

Max working voltage for all AI channels

Maximum Working Voltage

Input Channels Range

ACH<0..3>+ 20 mV to 10 V Should remain within ±11 V of ground

20 to 42 V Should remain within ±42 V of ground

ACH<0..3>– All Should remain within ±11 V of ground

Overvoltage protection........................... ±42 V

Inputs protected

Positive input .................................. All channels

Negative input................................. All channels

(Signal + Common Mode)

Appendix A Specifications

FIFO buffer size......................................8,192 samples

Data transfers..........................................DMA, interrupts,

programmed I/O

DMA modes ...........................................Scatter-gather (single transfer,

demand transfer)

Accuracy Information

Table A-1. NI PCI-6110/6111 Accuracy Information

Nominal

Range

(V)

Full

Scale

±42 0.51 0.51 0.51 35 51 4.4 0.0005 24 5.8

±20 0.51 0.51 0.51 20 20 1.8 0.0005 9.8 2.3

±10 0.11 0.11 0.11 5.7 10 0.88 0.0005 4.9 1.2

±5 0.057 0.058 0.059 3 5.1 0.44 0.0005 2.4 0.58

±2 0.057 0.058 0.059 1.3 2 0.18 0.0005 0.98 0.23

±1 0.057 0.058 0.059 0.7 1 0.088 0.0005 0.49 0.12

±0.5 0.057 0.058 0.059 0.4 0.67 0.059 0.0005 0.24 0.077

±0.2 0.057 0.058 0.059 0.2 0.39 0.035 0.0005 0.098 0.046

Note: Accuracies are valid for measurements following an internal calibration. Averaged numbers assume dithering and averaging of 100 single-channel readings.

Measurement accuracies are listed for operational temperatures within ±1 °C of internal calibration temperature and ±10 °C of external or factory calibration temperature. A one-year calibration interval is recommended.

24 Hours 90 Days 1 Year Single Pt. Averaged (%/°C) Theoretical Averaged

% of Reading

Absolute Accuracy Relative Accuracy

Noise + Quantization

(mV)

Offset

(mV)

Tem p

Drift

Resolution (mV)

Transfer Characteristics

INL..........................................................±0.5 LSB typ, ±1 LSB max

DNL ........................................................±0.3 LSB typ, ±0.75 LSB max

Spurious free dynamic range (SFDR) ....Refer to Table A-2

Effective number of bits (ENOB)...........11.0 bits, DC to 100 kHz

Offset and gain error...............................Refer to Table A-1

NI PCI-6110/6111 User Manual A-2 ni.com

Appendix A Specifications

Amplifier Characteristics

Input impedance

ACH<0..3>+ to ACH<0..3>–

Normal powered on ................. 1 MΩ in parallel with 100 pF

Powered off..............................1 MΩ minimum

Overload .................................. 1 MΩ

Impedance to ground

ACH<0..3>– to ground............ 10 nF

Input bias current ................................... ±300 pA

Input offset current................................. ±200 pA

CMRR .................................................... Refer to Table A-2

Dynamic Characteristics

Interchannel skew .................................. 1 ns typ

= 100 kHz

input range = ±10 V

Bandwidth

Range Small Signal (–3 dB)

200 mV 4 MHz

500 mV to 50 V 5 MHz

Note Bandwidth specifications are for signals on the (+) input with the (–) input at

DC ground. The (–) input is slew rate limited to 24 V/µsec and has an additional 10 nF capacitance to ground.

System noise .......................................... Refer to Table A-2

Crosstalk................................................. –80 dB, DC to 100 kHz

Appendix A Specifications

Table A-2. Analog Input Characteristics

Input Range

Bandwidth

(MHz)

SFDR Typ

(dB)

SFDR Max

±42 V 5.5 78

±20 V 4.4 78

±10 V 7.2 81

±5 V 4.8 81

±2 V 4.8 85

±1 V 4.4 85

±500 mV 4.4 85

±200 mV 4.1 81

–3 dB frequency for input amplitude at 96% of the input range (–0.3 dB)

Measured at 100 kHz

DC to 60 Hz

LSB

, not including quantization

rms

Stability

Recommended warm-up time.................15 minutes

CMRR

(dB)

70 34 0.5

70 40 0.5

75 46 0.5

75 52 0.5

75 60 0.5

75 66 0.5

75 70 0.6

70 72 1.0

(dB)

Noise

(LSB

System

rms

)

Offset temperature coefficient

Pregain.............................................±5 µV/°C

Postgain ...........................................±50 µV/°C

Gain temperature coefficient ..................±20 ppm/°C

Onboard calibration reference

Level................................................5.000 V (±2.5 mV)

(actual value stored in EEPROM)

Temperature coefficient...................±2.0 ppm/°C max

Long-term stability..........................±6 ppm/

NI PCI-6110/6111 User Manual A-4 ni.com

1,000 h

Analog Output

Appendix A Specifications

Output Characteristics

Number of channels ............................... 2 voltage

Resolution .............................................. 16 bits, 1 in 65,536

Max update rate

1 channel......................................... 4 MS/s, system dependent

2 channel......................................... 2.5 MS/s, system dependent

FIFO buffer size..................................... 2,048 samples

Data transfers ......................................... DMA, interrupts,

programmed I/O

DMA modes........................................... Scatter gather (single transfer,

demand transfer)

Transfer Characteristics

Relative accuracy (INL)......................... ±4 LSB typ, ±8 LSB max

DNL .......................................................±2 LSB typ, ±8 LSB max

Table A-3. NI PCI-6110/6111 Analog Output DC Accuracy Information

Absolute Accuracy

Nominal

Range (V)

±10 0.018 0.022 5.933 0.0005 8.133

Note: Temp Drift applies only if ambient is greater than ±10 °C of previous external calibration.

% of Reading

24 Hrs 1 Year

Offset

(mV)

Temp D r ift

(%/°C)

Absolute Accuracy

at Full Scale (±mV)

Voltage Output

Ranges.................................................... ±10 V

Output coupling...................................... DC

Output impedance .................................. 50 Ω, ±5%

Short circuit current ............................... ±27 mA typ

Appendix A Specifications

Current drive...........................................±5 mA min

Output stability .......................................Any passive load

Protection................................................Short-circuit to ground

Power-on output voltage.........................0, ±400 mV (before software

loads calibration values)

Dynamic Characteristics

Settling time and slew rate

Settling Time for Full-Scale Step Slew Rate

300 ns to ±0.01% 300 V/µs

Digital I/O

Noise.......................................................1 mV

Spurious free dynamic range ..................75 dB, DC to 10 kHz

Glitch energy ..........................................±30 mV for 1 µs

, DC to 5 MHz

rms

Stability

Offset temperature coefficient................±500 µV/°C

Gain temperature coefficient

Internal reference.............................±50 ppm/°C

External reference............................±25 ppm/°C

Onboard calibration reference

Level................................................5.000 V (±2.5 mV)

(actual value stored in EEPROM)

Temperature coefficient...................±2.0 ppm/°C max

Long-term stability..........................±6 ppm/

Number of channels................................8 input/output

Compatibility ..........................................TTL/CMOS

1,000 h

NI PCI-6110/6111 User Manual A-6 ni.com

Digital logic levels

Appendix A Specifications

Level Min Max

Timing I/O

Input low voltage

Input high voltage

Input low current (V

Input high current (V

Output low voltage (I

Output high voltage (I

= 0 V)

= 5 V)

= 24 mA)

= 13 mA)

0.0 V

2.0 V

—

4.35 V

–320 µA

Power-on state........................................ Input (high-impedance)

Data transfers ......................................... Programmed I/O

General-Purpose Up/Down Counter/Timers

Number of channels ............................... 2

Resolution .............................................. 24 bits

Compatibility ......................................... TTL/CMOS

Digital logic levels

0.8 V

5.0 V

10 µA

0.4 V

—

Level Minimum Maximum

Input low voltage Input high voltage

Input low current (Vin= 0 V) Input high current (V

= 5 V)

Output low voltage (IOL = 24 mA) Output high voltage (IOH = 13 mA)

0 V 2 V

— —

—

4.35 V

0.8 V 5 V

–320 µΑ

10 µΑ

0.4 V

—

Base clocks available ............................. 20 MHz, 100 kHz

Base clock accuracy............................... ±0.01%

Max source frequency............................ 20 MHz

Appendix A Specifications

Min source pulse duration .....................10 ns, edge-detect mode

Min gate pulse duration .........................10 ns, edge-detect mode

Data transfers..........................................DMA, interrupts,

programmed I/O

DMA modes ...........................................Scatter-gather (single transfer,

demand transfer)

Frequency Scaler

Number of channels................................1

Resolution...............................................4 bits, 1 in 16

Compatibility ..........................................TTL/CMOS

Digital logic levels

Level Minimum Maximum

Triggers

Input low voltage Input high voltage

Output low voltage (I Output low voltage (I

Base clocks available..............................10 MHz, 100 kHz

Base clock accuracy................................±0.01%

Data transfers..........................................DMA, interrupts,

= 5 mA)

out

= 3.5 mA)

out

0 V 2 V

—

4.35 V

programmed I/O

0.8 V

0.4 V

Analog Trigger

Number of triggers..................................1

Purpose

Analog input ....................................Start and stop trigger, gate, clock

Analog output ..................................Start trigger, gate, clock

General-purpose counter/timers ......Source, gate

5 V

—

NI PCI-6110/6111 User Manual A-8 ni.com

Appendix A Specifications

Source..................................................... All analog input channels,

external trigger (PFI0/TRIG1)

Level

Internal source, ACH<0..3>............ ± Full-scale

External source, PFI0/TRIG1 ......... ±10 V, external

Slope....................................................... Positive or negative

(software-selectable)

Resolution .............................................. 8 bits, 1 in 256

Hysteresis...............................................Programmable

Bandwidth (–3 dB)

Internal source, ACH<0..3>............ 5 MHz

External source, PFI0/TRIG1 ......... 5 MHz

Digital Trigger

Purpose

Analog input ................................... Start and stop trigger, gate, clock

Analog output ................................. Start trigger, gate, clock

General-purpose counter/timers...... Source, gate

External sources ..................................... PFI<0..9>, RTSI<0..6>

Slope....................................................... Positive or negative

(software-selectable)

Compatibility ......................................... 5 V/TTL

Response ................................................ Rising or falling edge

Pulse width............................................. 10 ns min

External Input for Digital or Analog Trigger (PFI0/TRIG1)

Output impedance .................................. 10 kΩ

Source impedance (recommended)........ 1 kΩ

Coupling................................................. DC or AC

Appendix A Specifications

RTSI

Bus Interface

Power Requirement

Protection

Digital trigger ..................................–0.5 V to (V

Analog trigger

On/disabled...............................±35 V

Powered off ..............................±35 V

Trigger Lines ..........................................7

Type ........................................................Master, slave

+5 VDC (±5%)

NI PCI-6110 ....................................2.5 A

NI PCI-6111 ....................................2.0 A

Power available at I/O connector............+4.65 to +5.25 VDC at 1 A

+ 0.5) V

Physical

Dimensions

(not including connectors).....................31.2 by 10.6 cm

(12.3 by 4.2 in.)

I/O connector ..........................................68-pin male SCSI-II type

Maximum Working Voltage

Maximum working voltage refers to the signal voltage plus the common-mode voltage.

Channel-to-earth .....................................42 V, Installation Category I

Channel-to-channel.................................42 V, Installation Category I

NI PCI-6110/6111 User Manual A-10 ni.com

Environmental

Safety

Note For UL and other safety certifications, refer the the product label or to ni.com.

Appendix A Specifications

Operating temperature............................ 0 to 45 °C

Storage temperature ...............................–20 to 70 °C

Humidity ................................................5 to 90% RH, noncondensing

Maximum altitude.................................. 2000 m

Pollution Degree (indoor use only)........ 2

This product is designed to meet the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use:

• IEC 61010-1, EN 61010-1

• UL 3111-1, UL 61010B-1

• CAN/CSA C22.2 No. 1010.1

Electromagnetic Compatibility

Emissions ............................................... EN 55011 Class A at 10 m

FCC Part 15A above 1 GHz

Immunity................................................ EN 61326:1997 + A2:2001,

Table 1

EMC/EMI............................................... CE, C-Tick, and FCC Part 15

(Class A) Compliant

Note For EMC compliance, you must operate this device with shielded cabling.

Appendix A Specifications

CE Compliance

Note Refer to the Declaration of Conformity (DoC) for this product for any additional

regulatory compliance information. To obtain the DoC for this product, click Declarations of Conformity Information at

product family. Select the appropriate product family, followed by your product, and a link to the DoC appears in Adobe Acrobat format. Click the Acrobat icon to download or read the DoC.

This product meets the essential requirements of applicable European Directives, as amended for CE marking, as follows:

Low-Voltage Directive (safety)..............73/23/EEC

Electromagnetic Compatibility

Directive (EMC) .....................................89/336/EEC

ni.com/hardref.nsf/. This Web site lists the DoCs by

NI PCI-6110/6111 User Manual A-12 ni.com

Cable Connector Descriptions

This appendix describes the cable connectors on the NI PCI-6110/6111.

Figure B-1 shows the pin assignments for the 68-pin NI PCI-6110/6111 connector. This connector is available when you use the SH6868EP cable assemblies with the NI PCI-6110/6111.

Figure B-2 shows the pin assignments for the NI PCI-6110/6111 when used with 50-pin accessories.

Appendix B Cable Connector Descriptions

ACH0–

ACH1+

ACH1GND

ACH2–

ACH3+

ACH3GND

NC NC

DAC0OUT

DAC1OUT

DIO4

DGND

DIO1

DIO6

DGND

+5 V

DGND

PFI0/TRIG1

PFI1/TRIG2

DGND

+5 V

DGND

PFI5/UPDATE*

PFI6/WFTRIG

DGND

PFI9/GPCTR0_GATE

GPCTR0_OUT

FREQ_OUT

34 68

33 67

32 66

31 65

30 64

29 63

28 62

27 61

26 60

25 59

24 58

23 57

22 56

21 55

20 54

19 53

18 52

17 51

16 50

15 49

14 48

13 47

12 46

11 45

10 44

943

842

741

640

539

438

337

236

135

ACH0+ ACH0GND

ACH1–

ACH2+

ACH2GND

ACH3–

NC NC NC

AOGND

DGND

DIO0

DIO5

DGND DIO2

DIO7

DIO3

SCANCLK

EXTSTROBE*

DGND

PFI2/CONVERT*

PFI3/GPCTR1_SOURCE

PFI4/GPCTR1_GATE

GPCTR1_OUT DGND

PFI7/STARTSCAN

PFI8/GPCTR0_SOURCE

DGND

NC on NI PCI-6111

Figure B-1. 68-Pin Connector Pin Assignment for the NI PCI-6110/6111

NI PCI-6110/6111 User Manual B-2 ni.com

Appendix B Cable Connector Descriptions

DIO0

DGND

AOGND

DAC1OUT

DAC0OUT

NC NC

PFI0/TRIG1

ACH3–

ACH3+

ACH2–

ACH2+

ACH1–

ACH1+

ACH0–

ACH0+

ACH<0..3>GND

45 19 44

18 43

17 42

16 41

15 40

14 39

13 38

12 37

11 36

10 35

934

833

732

631

530

429

328

227

126

FREQ_OUT GPCTR0_OUT

PFI9/GPCTR0_GATE

PFI8/GPCTR0_SOURCE

PFI7/STARTSCAN

PFI6/WFTRIG

PFI5/UPDATE*

GPCTR1_OUT

PFI4/GPCTR1_GATE

PFI3/GPCTR1_SOURCE PFI2/CONVERT*

PFI1/TRIG2

PFI0/TRIG1

EXTSTROBE*

SCANCLK

+5 V

DGND

DIO7

DIO6 DIO5

DIO4

DIO3

DIO2

DIO1

NC on NI PCI-6111

Figure B-2. 50-Pin Connector Pin Assignment for the NI PCI-6110/6111

Common Questions

This appendix contains a list of commonly asked questions and answers relating to usage and special features of the NI PCI-6110/6111.

General Information

What is the NI PCI-6110/6111?

The NI PCI-6110/6111 is a switchless and jumperless enhanced Multifunction DAQ device that uses the DAQ-STC for timing.

What is the DAQ-STC?

The DAQ-STC is the system timing control application-specific integrated circuit (ASIC) designed by NI and is the backbone of the NI PCI-6110/6111. The DAQ-STC contains seven 24-bit counters and three 16-bit counters. The counters are divided into the following three groups:

• AI—two 24-bit, two 16-bit counters

• AO—three 24-bit, one 16-bit counters

• General-purpose counter/timer functions—two 24-bit counters

The groups can be configured independently with timing resolutions of 50 ns or 10 µs. With the DAQ-STC, you can interconnect a wide variety of internal timing signals to other internal blocks. The interconnection scheme is quite flexible and completely software configurable. New capabilities such as buffered pulse generation, equivalent time sampling, and seamless changes to the sampling rate are possible.

What does the maximum sampling rate mean to me?

Sampling rate is the fastest you can acquire data on the device and still achieve accurate results. The NI PCI-6110/6111 has a sampling rate of 5 MS/s. This sampling rate is at 5 MS/s regardless if 1 or 4 channels are acquiring data.

Appendix C Common Questions

What type of 5 V protection does the NI PCI-6110/6111 have?

The NI PCI-6110/6111 has 5 V lines equipped with a self-resetting 1Afuse.

How do I use the NI PCI-6110/6111 with the NI-DAQ C API?

The NI-DAQ User Manual for PC Compatibles describes the general programming flow and provides example code for using the NI-DAQ API. For a list of functions that support the NI PCI-6110/6111, you can refer to the NI-DAQ Function Reference Help (for NI-DAQ version 6.7 or later) or the NI-DAQ Function Reference Manual (for NI-DAQ version 6.6 or earlier).

Installing and Configuring

How do you set the base address for the NI PCI-6110/6111?

The base address of the NI PCI-6110/6111 is assigned automatically through the PCI bus protocol. This assignment is completely transparent to you.

What jumpers should I be aware of when configuring the NI PCI-6110/6111?

The NI PCI-6110/6111 is jumperless and switchless.

Which NI document should I read first to get started using DAQ software?

The DAQ Quick Start Guide and the NI-DAQ or application software release notes documentation are good places to start. Refer to

ni.com/manuals to download these documents.

What is the best way to test the NI PCI-6110/6111 without programming the device?

If you are using Windows, Measurement & Automation Explorer (MAX) has a test panel option that is available by selecting Devices and Interfaces in the left-hand panel and then selecting the NI PCI-6110/6111. The test panels are excellent tools for performing simple functional tests of the device, such as AI, DIO, and counter/timer tests. If you are using Mac OS, the NI-DAQ Configuration Utility provides the same functionality as MAX.

NI PCI-6110/6111 User Manual C-2 ni.com

Analog Input and Output

Why is there a minimum sampling rate on the NI PCI-6110/6111?

The NI PCI-6110/6111 makes use of a pipelined ADC in order to achieve its high sampling rates. Sampling at rates below 20 kS/s can result in improper digitalization, which would appear as noise in the acquired data.

I connected a DIFF input signal, but the readings are random and drift rapidly. What’s wrong?

Check the ground reference connections. The signal may be referenced to a level that is considered floating with reference to the device ground reference. Even if you are in differential mode, the signal must still be referenced to the same ground level as the device reference. There are various methods of achieving this while maintaining a high common-mode rejection ratio (CMRR). These methods are outlined in Chapter 4,

Connecting Signals.

I’m using the DACs to generate a waveform, but I discovered with a digital oscilloscope that there are glitches on the output signal. Is this normal?

Appendix C Common Questions

When it switches from one voltage to another, any DAC produces glitches due to released charges. The largest glitches occur when the most significant bit (MSB) of the D/A code switches. You can build a low-pass deglitching filter to remove some of these glitches, depending on the frequency and nature of the output signal.

Can I synchronize a one-channel AI data acquisition with a one-channel AO waveform generation on the NI PCI-6110/6111?

Yes. One way to accomplish this is to use the waveform generation timing pulses to control the analog input data acquisition. To do this, follow steps 1 through 4 below, in addition to the usual steps for data acquisition and waveform generation configuration.

1. Enable the PFI5 line for output, as follows:

• If you are using NI-DAQ, call

Select_Signal(deviceNumber, ND_PFI_5,

ND_OUT_UPDATE, ND_HIGH_TO_LOW)

• If you are using LabVIEW, invoke Route Signal.vi with signal name set to PFI5 and signal source set to AO Update.

Appendix C Common Questions

2. Set up acquisition timing so that the timing signal for A/D conversion comes from PFI5, as follows:

• If you are using NI-DAQ, call

Select_Signal(deviceNumber, ND_IN_SCAN_START,

ND_PFI_5, ND_HIGH_TO_LOW)

• If you are using LabVIEW, invoke AI Clock Config.vi with clock

source code set to PFI pin, high to low, and clock source string set to 5.

3. Initiate AI data acquisition, which starts only when the AO waveform generation starts.

4. Initiate AO waveform generation.

Timing and Digital I/O

What types of triggering can be hardware-implemented on the NI PCI-6110/6111?

Hardware digital and analog triggering are both supported on the NI PCI-6110/6111.

What added functionality does the DAQ-STC make possible in contrast to the Am9513?

The DAQ-STC incorporates much more than just 10 Am9513-style counters within one chip. In fact, the DAQ-STC has the complexity of more than 24 chips. The DAQ-STC makes possible PFI lines, analog triggering, selectable logic level, and frequency shift keying. The DAQ-STC also makes buffered operations possible, such as direct up/down control, single or pulse train generation, equivalent time sampling, buffered period, and buffered semiperiod measurement.

What is the difference in timebases between the Am9513 counter/timer and the DAQ-STC?

The DAQ-STC-based MIO devices have a 20 MHz timebase. The Am9513-based MIO devices have a 1 MHz or 5 MHz timebase.

NI PCI-6110/6111 User Manual C-4 ni.com

Appendix C Common Questions

Do the counter/timer applications that I wrote previously work with the DAQ-STC?

If you are using NI-DAQ with LabVIEW, some applications that were built using the CTR VIs still run. However, there are many differences between the counters of the NI PCI-6110/6111 and those of other devices: the counter numbers are different, timebase selections are different, and the DAQ-STC counters are 24-bit counters (unlike the 16-bit counters on devices without the DAQ-STC).

If you are using NI-DAQ or Measurement Studio, the counter/timer applications that you wrote previously do not work with the DAQ-STC. You must use the GPCTR functions because ICTR and CTR functions do not work with the DAQ-STC. The GPCTR functions have the same capabilities as the ICTR and CTR functions, plus more, but you must first rewrite the application using GPCTR function calls.

I’m using one of the general-purpose counter/timers on the NI PCI-6110/6111, but I do not see the counter/timer output on the I/O connector. What am I doing wrong?

If you are using NI-DAQ or LabWindows/CVI, you must configure the output line to output the signal to the I/O connector. Use the

Select_Signal call in NI-DAQ to configure the output line. By default,

all timing I/O lines except EXTSTROBE* are high-impedance.

What are the PFIs and how do I configure these lines?

PFIs are Programmable Function Inputs. These lines serve as connections to almost all internal timing signals.

If you are using NI-DAQ or LabWindows/CVI, use the

Select_Signal

function to route internal signals to the I/O connector, route external signals to internal timing sources, or tie internal timing signals together.

If you are using NI-DAQ with LabVIEW and you want to connect external signal sources to the PFI lines, you can use AI Clock Config, AI Trigger Config, AO Clock Config, AO Trigger and Gate Config, and Counter Set Attribute advanced-level VIs to indicate which function the connected signal serves. Use the Route Signal VI to enable the PFI lines to output internal signals.

Appendix C Common Questions

Table C-1. Signal Name Equivalencies

Hardware

Signal Name

LabVIEW

Route Signal

NI-DAQ Select_Signal

AIGATE — ND_IN_EXTERNAL_GATE

AOGATE — ND_OUT_EXTERNAL_GATE

CONVERT* AI Convert ND_IN_CONVERT

SISOURCE — ND_IN_SCAN_CLOCK_TIMEBASE

STARTSCAN AI Scan Start ND_IN_SCAN_START

TRIG1 AI Start Trigger ND_IN_START_TRIGGER

TRIG2 AI Stop Trigger ND_IN_STOP_TRIGGER

UISOURCE — ND_OUT_UPDATE_CLOCK_TIMEBASE

UPDATE* AO Update ND_OUT_UPDATE

WFTRIG AO Start Trigger ND_OUT_START_TRIGGER

Caution If you enable a PFI line for output, do not connect any external signal source to

it. Connecting external signals to enabled PFI lines can damage the device, the computer, and the connected equipment.

What are the power-on states of the PFI and DIO lines on the I/O connector?

At system power-on and reset, both the PFI and DIO lines are set to high-impedance by the hardware. This means that the device circuitry is not actively driving the output either high or low. However, these lines may have pull-up or pull-down resistors connected to them as shown in Table 4 -3 , I/O Signal Summary for the NI PCI-6110/6111. These resistors weakly pull the output to either a logic high or logic low state. For example, DIO(0) is in the high impedance state after power-on, and Table 4-3 shows that there is a 50 kΩ pull-up resistor. This pull-up resistor sets the DIO(0) pin to a logic high when the output is in a high-impedance state.

NI PCI-6110/6111 User Manual C-6 ni.com

Technical Support and Professional Services

Visit the following sections of the National Instruments Web site at

ni.com for technical support and professional services:

• Support—Online technical support resources include the following:

– Self-Help Resources—For immediate answers and solutions,

visit our extensive library of technical support resources available in English, Japanese, and Spanish at resources are available for most products at no cost to registered users and include software drivers and updates, a KnowledgeBase, product manuals, step-by-step troubleshooting wizards, conformity documentation, example code, tutorials and application notes, instrument drivers, discussion forums, a measurement glossary, and so on.

– Assisted Support Options—Contact NI engineers and other

measurement and automation professionals by visiting

ni.com/support. Our online system helps you define your

question and connects you to the experts by phone, discussion forum, or email.

• Training—Visit

and interactive CDs. You also can register for instructor-led, hands-on courses at locations around the world.

• System Integration—If you have time constraints, limited in-house

technical resources, or other project challenges, NI Alliance Program members can help. To learn more, call your local NI office or visit

ni.com/alliance.

• Declaration of Conformity (DoC)—A DoC is our claim of

compliance with the Council of the European Communities using the manufacturer’s declaration of conformity. This system affords the user protection for electronic compatibility (EMC) and product safety. You can obtain the DoC for your product by visiting

ni.com/hardref.nsf.

ni.com/training for self-paced tutorials, videos,

ni.com/support. These

Appendix D Technical Support and Professional Services

If you searched ni.com and could not find the answers you need, contact your local office or NI corporate headquarters. Phone numbers for our worldwide offices are listed at the front of this manual. You also can visit the Worldwide Offices section of office Web sites, which provide up-to-date contact information, support phone numbers, email addresses, and current events.

ni.com/niglobal to access the branch

NI PCI-6110/6111 User Manual D-2 ni.com

Glossary

Symbol Prefix Value

ppico10

nnano10

µ micro 10

m milli 10

k kilo 10

Mmega10

Ggiga10

Ttera10

Numbers/Symbols

° degrees

–12

–9

–6

–3

> greater than

≥ greater than or equal to

< less than

≤ less than or equal to

/per

% percent

±plus or minus

+ positive of, or plus

– negative of, or minus

Ω ohms

Glossary

+5 V +5 VDC source signal

square root of

A amperes

A/D analog-to-digital

AC alternating current

ACH analog input channel signal

ACH0GND analog input channel ground signal

ADC analog-to-digital converter—an electronic device, often an integrated

circuit, that converts an analog voltage to a digital number

ADE application development environment

AI analog input

AIGATE analog input gate signal

AIGND analog input ground signal

ANSI American National Standards Institute

AO analog output

AOGND analog output ground signal

ASIC Application-Specific Integrated Circuit—a proprietary semiconductor

component designed and manufactured to perform a set of specific functions

bipolar a signal range that includes both positive and negative values

(for example, –5 V to +5 V)

NI PCI-6110/6111 User Manual G-2 ni.com

Glossary

CCelsius

CalDAC calibration DAC

CH channel—pin or wire lead to which you apply or from which you read

the analog or digital signal. Analog signals can be single-ended or differential. For digital signals, you group channels to form ports. Ports usually consist of either four or eight digital channels.

channel rate reciprocal of the interchannel delay

cm centimeter

CMOS complementary metal-oxide semiconductor

CMRR common-mode rejection ratio—a measure of an instrument’s ability to

reject interference from a common-mode signal, usually expressed in decibels (dB)

common-mode noise unwanted signals that appear in equal phase and amplitude on both the

inverting and noninverting input in a differential measurement system. Ideally, but not completely in practice, the measurement device ignores this noise, because the measurement device is designed to respond to the difference between the inverting and noninverting inputs.

common-mode range the input range over which a circuit can handle a common-mode signal

common-mode signal the mathematical average voltage, relative to the ground of the

computer, of the signals from a differential input

common-mode voltage any voltage present at both instrumentation amplifier inputs with

respect to amplifier ground

CONVERT* convert signal

counter/timer a circuit that counts external pulses or clock pulses (timing)

CTR counter

Glossary

D/A digital-to-analog

DAC digital-to-analog converter—an electronic device, often an integrated

circuit, that converts a digital number into a corresponding analog voltage or current

DAC0OUT analog channel 0 voltage output signal

DAC1OUT analog channel 1 voltage output signal

DAQ data acquisition—a system that uses the computer to collect, receive,

and generate electrical signals

DAQ-STC data acquisition system timing controller—an application-specific

integrated circuit (ASIC) for the system timing requirements of a general A/D and D/A system

dB decibel—the unit for expressing a logarithmic measure of the ratio of

two signal levels: dB = 20log10 V1/V2, for signals in volts

DC direct current

DGND digital ground signal

DI digital input

DIFF differential mode

DIO digital input/output

DIP dual inline package

dithering the addition of Gaussian noise to an analog input signal

DMA direct memory access—a method by which data can be transferred

to/from computer memory from/to a device or memory on the bus while the processor does something else. DMA is the fastest method of transferring data to/from computer memory.

DNL differential nonlinearity—a measure in least significant bit of the

worst-case deviation of code widths from their ideal value of 1 LSB

DO digital output

NI PCI-6110/6111 User Manual G-4 ni.com

Glossary

DOC the Canadian Department of Communications

DoC Declaration of Conformity

edge detection a technique that locates an edge of an analog signal, such as the edge of

a square wave

EEPROM electrically erasable programmable read-only memory—ROM that can

be erased with an electrical signal and reprogrammed

EMC electromechanical compliance

ENOB effective number of bits—a measure of the actual performance of an

A/D converter after its various noise sources and nonlinearities are included. The ENOB is computed as the signal-to-noise ratio of the A/D converter (in dB) minus 1.76, divided by 6.02. Also called effective bits.

ESD electrostatic discharge—a high-voltage, low-current discharge of static

electricity that can damage sensitive electronic components. Electrostatic discharge voltage can easily range from 1,000 to 10,000 V.

EXTSTROBE external strobe signal

F farads

FCC Federal Communications Commission

Glossary

FIFO first-in first-out memory buffer—FIFOs are often used on DAQ devices

to temporarily store incoming or outgoing data until that data can be read or written. For example, an analog input FIFO stores the results of A/D conversions until the data can be read into system memory. Programming the DMA controller and servicing interrupts can take several milliseconds in some cases. During this time, data accumulates in the FIFO for future retrieval. With a larger FIFO, longer latencies can be tolerated. In the case of analog output, a FIFO permits faster update rates, because the waveform data can be stored in the FIFO ahead of time. This again reduces the effect of latencies associated with getting the data from system memory to the DAQ device.

floating signal sources signal sources with voltage signals that are not connected to an absolute

reference or system ground. Also called nonreferenced signal sources. Some common example of floating signal sources are batteries, transformers, or thermocouples.

FREQ_OUT frequency output signal

ft feet

gain the factor by which a signal is amplified, sometimes expressed in

decibels

GATE gate signal

GPCTR general-purpose counter signal

GPCTR0_GATE general-purpose counter 0 gate signal

GPCTR0_OUT general-purpose counter 0 output signal

GPCTR0_SOURCE general-purpose counter 0 clock source signal

GPCTR0_UP_DOWN general-purpose counter 0 up down signal

GPCTR1_GATE general-purpose counter 1 gate signal

GPCTR1_OUT general-purpose counter 1 output signal

GPCTR1_SOURCE general-purpose counter 1 clock source signal

NI PCI-6110/6111 User Manual G-6 ni.com

Glossary

GPCTR1_UP_DOWN general-purpose counter 1 up down signal

ground an electrically neutral wire that has the same potential as the

surrounding earth; a common reference point for an electrical system

h hour

hex hexadecimal

Hz hertz

ICTR 8253 Programmable Interval Timer—applies to legacy DAQ products,

such as the 1200 series

INL integral nonlinearity—for an ADC, deviation of codes of the actual

transfer function from a straight line

interchannel delay amount of time that passes between sampling consecutive channels.

The interchannel delay must be short enough to allow sampling of all the channels in the channel list, within the scan interval. The greater the interchannel delay, the more time the PGIA is allowed to settle before the next channel is sampled. The interchannel delay is regulated by CONVERT*.

I/O input/output—the transfer of data to/from a computer system involving

communications channels, operator interface devices, and/or data acquisition and control interfaces

OUT

current, output high

current, output low

current out

IRQ interrupt request

National Instruments NI PCI-6111, NI PCI-6110 User Manual

Specifications and Main Features

Frequently Asked Questions

User Manual

NI PCI-6110/6111 User Manual

Support

Worldwide Technical Support and Product Information

National Instruments Corporate Headquarters

Worldwide Offices

Important Information

Warranty

Copyright

Trademarks

Patents

WARNING REGARDING USE OF NATIONAL INSTRUMENTS PRODUCTS

Compliance

Contents

About This Manual

Conventions

National Instruments Documentation

Related Documentation

About the NI PCI-6110/6111

What You Need to Get Started

Software Programming Choices

NI-DAQ

National Instruments ADE Software

Optional Equipment

Custom Cabling

Unpacking

Safety Information

Installing the Software

Installing the Hardware

Configuring the Device

Figure 3-1. NI PCI-6110 Block Diagram

Analog Input

Figure 3-2. NI PCI-6111 Block Diagram

Input Mode

Input Polarity and Input Range

Table 3-1. Actual Range and Measurement Precision

Input Coupling

Analog Output

Considerations for Selecting Input Ranges

Analog Trigger

Figure 3-3. Analog Trigger Block Diagram for the NI PCI-6110

Figure 3-4. Analog Trigger Block Diagram for the NI PCI-6111

Figure 3-5. Below-Low-Level Analog Triggering Mode

Figure 3-6. Above-High-Level Analog Triggering Mode

Figure 3-7. Inside-Region Analog Triggering Mode

Figure 3-8. High-Hysteresis Analog Triggering Mode

Figure 3-9. Low-Hysteresis Analog Triggering Mode

Digital I/O

Timing Signal Routing

Figure 3-10. STARTSCAN Signal Routing

Programmable Function Inputs

Device and RTSI Clocks

RTSI Triggers

Figure 3-11. RTSI Bus Signal Connection

Table 4-1. I/O Connector Details

I/O Connector

Figure 4-1. 68-Pin I/O Connector Pin Assignment for the NI PCI-6110/6111

Figure 4-2. 50-Pin Connector Pin Assignments for the NI PCI-6110/6111

I/O Connector Signal Descriptions

Table 4-2. Signal Descriptions for I/O Connector Pins

Table 4-3. I/O Signal Summary for the NI PCI-6110/6111

Connecting Analog Input Signals

Figure 4-3. NI PCI-6110/6111 PGIA

Types of Signal Sources

Floating Signal Sources

Ground-Referenced Signal Sources

Differential Measurements

Table 4-4. Signal Source Types

Differential Connection Considerations

Differential Connections for Ground-Referenced Signal Sources

Figure 4-4. Differential Input Connections for Ground-Referenced Signals

Differential Connections for Nonreferenced or Floating Signal Sources

Figure 4-5. Differential Input Connections for Nonreferenced Signals

Common-Mode Signal Rejection Considerations

Working Voltage Range

Analog Output Signal Connections

Figure 4-6. Analog Output Connections