MSI MS-V143 Schematic 1.0

A B C D E F G H
G94-P545-A01 - GDDR3, DVI/VGA + DVI/VGA + HDTV/SDTV-Out
1
2
3
4
VARIANT ASSEMBLY
SKU
B
BASE
1
SKU9100
2
SKU0000
3
SKU0010
4
SKU0020
5
<UNDEFINED>
6
<UNDEFINED>
7
<UNDEFINED>
8
<UNDEFINED>
9
<UNDEFINED>
10
<UNDEFINED>
11
<UNDEFINED> <UNDEFINED>
12
<UNDEFINED>
13
<UNDEFINED>
14 15
<UNDEFINED>
Table of Contents:
Page 1: Overview Page 2: PCI Express Page 3: MEMORY: GPU Partition A/B Page 4: MEMORY: GPU Partition C/D Page 5: FBA Partition Page 6: FBA Partition Decoupling Page 7: FBB Partition Page 8: FBB Partion Decoupling Page 9: FBC Partition Page 10: FBC Partition Decoupling Page 11: FBD Partition Page 12: FBD Partition Decoupling Page 13: FB Net Properties Page 14: DACA Interface Page 15: DACC Interface Page 16: IFP A/B Interface -- DVI Connector South Page 17: IFP C/D Interface -- DVI Connector MID Page 18: IFP E/F Interface -- Unused Page 19: DACB and HDTV/SDTV-Out Page 20: MIO A/B Interface Page 21: MISC: GPIO, I2C, ROM, HDCP, and XTAL Page 22: Strap Configuration Page 23: PWR and GND Signals Page 24: NVVDD and FBVDDQ Decoupling Page 25: SPDIF Input, Backdrive Protection, and IFP_IOVDD Power Supply Page 26: PS I: 3V3, 12V, and 12V_EXT Power Supply Filter Page 27: PS II: PEX_VDD, IFP_PLLVDD, 2V5, 5V, and DDC_5V Power Supply Page 28: PS III: FBVDDQ Power Supply Page 29: PS IV: NVVDD VID Control Page 30: PS V: NVVDD Power Supply Page 31: Thermal Diode and Fan Control Page 32: Thermal, Mechanical, and Bracket
NVPN
600-10545-base-100 600-10545-9100-100 600-10545-0000-100 600-10545-0010-100 600-10545-0020-100 <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED>
P545 BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL G94-400 650MHz/1000MHz 512MB 16Mx32 BGA136 GDDR3, DVI-I-DL+DVI-I-DL+HDTV-Out (Bring Up SKU) G94-400 650MHz/1000MHz 512MB 16Mx32 BGA136 GDDR3, DVI-I-DL+DVI-I-DL+HDTV-Out G94-300 500MHz/800MHz 512MB 16Mx32 BGA136 GDDR3, DVI-I-DL+DVI-I-DL+HDTV-Out G94-200 500MHz/800MHz 384MB 16Mx32 BGA136 GDDR3, DVI-I-DL+DVI-I-DL+HDTV-Out <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED>
V127-0A Base on P545
1.PAGE18: ADD Display port circuit
2.PAGE21: ADD GPIO circuit
3.PAGE 21: change SPDIF circuit
4.PAGE 27: remove PEX_VDD power switch circuit
5.PAGE 27: remove IFP_PLLVDD/2V5 power switch circuit cahnge APL5713 and APL5910 circuit
6.PAGE 28: remove FBVDDQ power switch circuit change APW7067N power circuit
7.PAGE 29: remove NVVDD VID circuit
8.PAGE 30: change NNVDD POWER APW7088 circuit
9.PAGE 16/17 : ADD EMI bridge R
10.PAGE 17 CO-LAYOUT HDIM CONNECT
11.PAGE 15 remove J2 D_SUB SLIM CONNECT
12.PAGE 29 ADD CH7322 circuit
V127-20 Base on V127-0A
1.PAGE30 .CO-LAYOUT RT9258 circuit
V143-0A Base on V127-20
1.PAGE3 update R611,R610 1KOhm
2.PAGE5/7/9/11 Remove DDR3 circuit, change DDR2 circuit
3.PAGE14.copy LAYOUT VGA slim
4.PAGE18. Remove DIP Display port circuit , power
5.PAGE18. ADD HDMI PORT CIRCUIT GPIO 19/21 , I2CD_SCL/SDA circuit
6.PAGE21ADD GPIO 19/21 , I2CD_SCL/SDA circuit
1
2
3
4
7.PAGE19. J3 modifty Pin header ,fly cable circuit
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
C GE
www.vinafix.vn
ASSEMBLY PAGE DETAIL
P545 BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL Overview
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
<Title>
<Title>
<Title>
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date:
Date:
Date:
MS-V127
<Doc>
<Doc>
<Doc>
Wednesday, April 09, 2008
Wednesday, April 09, 2008
Wednesday, April 09, 2008
Sheet of
Sheet of
Sheet of
HFDBA
132
132
132
<RevCode>
<RevCode>
<RevCode>
5
A B C D E F G H
J501
J501
?
Page2: PCI Express JTAG
12V
C855
C855
C856
C856
C857
C857 .1UF
COMMON
COMMON
.1UF
4.7UF
4.7UF
16V
16V
16V
16V
10%
10%
10%
10% X7R
X7R
X5R
X5R
1206
1206
0402
0402
COMMON
COMMON
COMMON
COMMON
GND
3V3_AUX
C31
.1UF
C31
.1UF
0402
0402
16V
16V
10%
10% X7R
X7R
4.7UF
4.7UF
16V
16V
10%
10% X5R
X5R
3V3
1206
1206
COMMON
COMMON
C846
C846
C847
4.7UF
4.7UF
6.3V
6.3V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
C847 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
1
GND
2
GND
3
PEX_PRSNT*
4
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
CN2
CN2
CON_X16
CON_X16 COMMON
COMMON
B1
+12V
B2
+12V
A2
+12V
A3
+12V
B3
+12V/RSVD
B8
+3V3
A9
+3V3
A10
+3V3
B10
+3V3AUX
A1
PRSNT1
B17
PRSNT2
B12
RSVD
B4
GND
A4
GND
B7
GND
A12
GND
B13
GND
A15
GND
B16
GND
B18
GND
A18
GND
GND
B31
PRSNT2
A19
RSVD
B30
RSVD
A32
RSVD
A20
GND
B21
GND
B22
GND
A23
GND
A24
GND
B25
GND
B26
GND
A27
GND
A28
GND
B29
GND
A31
GND
B32
GND
B48
PRSNT2
A33
RSVD
A34
GND
B35
GND
B36
GND
A37
GND
A38
GND
B39
GND
B40
GND
A41
GND
A42
GND
B43
GND
B44
GND
A45
GND
A46
GND
B47
GND
B49
GND
A49
GND
GND
B81
PRSNT2
A50
RSVD
B82
RSVD
A51
GND
B52
GND
B53
GND
A54
GND
A55
GND
B56
GND
B57
GND
A58
GND
A59
GND
B60
GND
B61
GND
A62
GND
A63
GND
B64
GND
B65
GND
A66
GND
A67
GND
B68
GND
B69
GND
A70
GND
A71
GND
B72
GND
B73
GND
A74
GND
A75
GND
B76
GND
B77
GND
A78
GND
A79
GND
B80
GND
A82
GND
GND
END OF X1
END OF X1
END OF X4
END OF X4
END OF X8
END OF X8
END OF X16
END OF X16
TRST* JTAG1
TCLK JTAG2
TDI JTAG3 TDO JTAG4 TMS JTAG5
SMCLK SMDAT
PERST
REFCLK REFCLK
PERP0 PERN0
PETP0 PETN0
PERP1 PERN1
PETP1 PETN1
PERP2 PERN2
PETP2 PETN2
PERP3 PERN3
PETP3 PETN3
PERP4 PERN4
PETP4 PETN4
PERP5 PERN5
PETP5 PETN5
PERP6 PERN6
PETP6 PETN6
PERP7 PERN7
PETP7 PETN7
PERP8 PERN8
PETP8 PETN8
PERP9 PERN9
PETP9 PETN9
PERP10 PERN10
PETP10 PETN10
PERP11 PERN11
PETP11 PETN11
PERP12 PERN12
PETP12 PETN12
PERP13 PERN13
PETP13 PETN13
PERP14 PERN14
PETP14 PETN14
PERP15 PERN15
PETP15 PETN15
PEX_TRST*
B9
PEX_TCLK
A5
PEX_TDI
A6
PEX_TDO
A7
PEX_TMS
A8
PEX_SMCLK
B5
PEX_SMDAT
B6
B11
WAKE
PEX_RST*
A11
PEX_REFCLK
A13
PEX_REFCLK*
A14
PEX_TXX0
A16
PEX_TXX0*
A17
PEX_RX0
B14
PEX_RX0*
B15
PEX_TXX1
A21
PEX_TXX1*
A22
PEX_RX1
B19
PEX_RX1*
B20
PEX_TXX2
A25
PEX_TXX2*
A26
PEX_RX2
B23
PEX_RX2*
B24
PEX_TXX3
A29
PEX_TXX3*
A30
PEX_RX3
B27
PEX_RX3*
B28
PEX_TXX4
A35
PEX_TXX4*
A36
PEX_RX4
B33
PEX_RX4*
B34
PEX_TXX5
A39
PEX_TXX5*
A40
PEX_RX5
B37
PEX_RX5*
B38
PEX_TXX6
A43
PEX_TXX6*
A44
PEX_RX6
B41
PEX_RX6*
B42
PEX_TXX7
A47
PEX_TXX7*
A48
PEX_RX7
B45
PEX_RX7*
B46
PEX_TXX8
A52
PEX_TXX8*
A53
PEX_RX8
B50
PEX_RX8*
B51
PEX_TXX9
A56
PEX_TXX9*
A57
PEX_RX9
B54
PEX_RX9*
B55
PEX_TXX10
A60
PEX_TXX10*
A61
PEX_RX10
B58
PEX_RX10*
B59
PEX_TXX11
A64
PEX_TXX11*
A65
PEX_RX11
B62
PEX_RX11*
B63
PEX_TXX12
A68
PEX_TXX12*
A69
PEX_RX12
B66
PEX_RX12*
B67
PEX_TXX13
A72
PEX_TXX13*
A73
PEX_RX13
B70
PEX_RX13*
B71
PEX_TXX14
A76
PEX_TXX14*
A77
PEX_RX14
B74
PEX_RX14*
B75
PEX_TXX15
A80
PEX_TXX15*
A81
PEX_RX15
B78
PEX_RX15*
B79
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
C822
C818
C804
C804
C795
C782
C782
C771
C771
C761
C761
C734
C716
C687
C687
C657
C657
C638
C638
C622
C622
C614
C614
C612
C612
C610
C610
OUT OUT
0402
0402
X5R
X5R
0402 10V
0402 10V
X5R
X5R
0402 10V
0402 10V
X5R
X5R
X5R
X5R
X5R
X5R
0402
0402
X5R
X5R
X5R
X5R
0402
0402
X5R
X5R
X5R
X5R
0402
0402
X5R
X5R
0402
0402
X5R
X5R
0402
0402
X5R
X5R
X5R
X5R
X5R
X5R
X5R
X5R
X5R
X5R
R717
R717 0
0
5%
5% 0402
0402 COMMON
COMMON
(OPT)
21 21
OUT
.1UFC822
.1UF
C819
C819
10V
10V 10%
10%
0402 10V
0402 10V
.1UFC818
.1UF
C816
10%
10%
.1UF
.1UF
C803
C803
10%
10%
.1UFC795
.1UF
C793
C793
10V0402
10V0402 10%
10%
0402
0402
.1UF
.1UF
C779
10V0402
10V0402 10%
10%
.1UF
.1UF
C766
C766
10V
10V 10%
10%
0402
0402
.1UF
.1UF
C753
C753
10V0402
10V0402 10%
10%
0402
0402
.1UFC734
.1UF
C727
C727
10V
10V 10%
10%
.1UFC716
.1UF
C707
C707
10V0402
10V0402 10%
10%
0402 10V
0402 10V
.1UF
.1UF
C683
10V
10V 10%
10%
0402
0402
.1UF
.1UF
C652
C652
10V
10V 10%
10%
0402
0402
.1UF
.1UF
C632
C632
10V
10V 10%
10%
.1UF
.1UF
C621
C621
10V0402
10V0402 10%
10%
0402
0402
.1UF
.1UF
C613
C613
10V0402
10V0402 10%
10%
.1UF
.1UF
C611
C611
10V0402
10V0402 10%
10%
.1UF
.1UF
C609
C609
10V0402
10V0402 10%
10%
R693
0
R693
0
JTAG_TRST*
(OPT)
COMMON
COMMON
0402
0402
5%
5%
R697
05%R697
0
JTAG_TCLK
(OPT)
0402 COMMON
0402 COMMON
5%
R716
0R716
0
(OPT)
0402 COMMON
0402 COMMON
5%
5%
R718
0
R718
0
(OPT)
COMMON
COMMON
0402
0402
5%
5%
R713
0
R713
0
JTAG_TMS
(OPT)
COMMON
COMMON
0402
0402
5%
5%
G1A
G1A
BGA_1504_P080_350X350
BGA_1504_P080_350X350 COMMON
COMMON
1/19 PCI_EXPRESS
2,25
PEX_TX0
.1UF
.1UF
PEX_TX0*
10%
10%
COMMON
COMMON
X5R
X5R
PEX_TX1
.1UFC816
.1UF
PEX_TX1*
10%
10%
0402
10V
0402
10V
COMMON
COMMON
X5R
X5R
PEX_TX2
.1UF
.1UF
PEX_TX2*
10%
10%
10V0402
10V0402
COMMON
COMMON
X5R
X5R
PEX_TX3
.1UF
.1UF
PEX_TX3*
10%
10%
10V
10V
COMMON
COMMON
X5R
X5R
PEX_TX4
.1UFC779
.1UF
PEX_TX4*
10%
10%
10V0402
10V0402
COMMON
COMMON
X5R
X5R
PEX_TX5
.1UF
.1UF
PEX_TX5*
10%
10%
10V
10V
COMMON
COMMON
X5R
X5R
PEX_TX6
.1UF
.1UF
PEX_TX6*
10%
10%
10V
10V
COMMON
COMMON
X5R
X5R
PEX_TX7
.1UF
.1UF
PEX_TX7*
10%
10%
10V0402
10V0402
COMMON
COMMON
X5R
X5R
PEX_TX8
.1UF
.1UF
PEX_TX8*
10%
10%
COMMON
COMMON
X5R
X5R
PEX_TX9
.1UFC683
.1UF
PEX_TX9*
10%
10%
10V
10V
COMMON
COMMON
X5R
X5R
PEX_TX10
.1UF
.1UF
PEX_TX10*
10%
10%
10V
10V
COMMON
COMMON
X5R
X5R
PEX_TX11
.1UF
.1UF
PEX_TX11*
10%
10%
10V0402
10V0402
COMMON
COMMON
X5R
X5R
PEX_TX12
.1UF
.1UF
PEX_TX12*
10%
10%
10V
10V
COMMON
COMMON
X5R
X5R
PEX_TX13
.1UF
.1UF
PEX_TX13*
10%
10%
10V0402
10V0402
COMMON
COMMON
X5R
X5R
PEX_TX14
.1UF
.1UF
PEX_TX14*
10%
10%
10V0402
10V0402
COMMON
COMMON
X5R
X5R
PEX_TX15
.1UF
.1UF
PEX_TX15*
10%
10%
10V0402
10V0402
COMMON
COMMON
X5R
X5R
AW10
AW11 AW12
AW13 AW14
AW15
AW16
AW17 AW18
AW19
AW20 AW21
AW22
AW23 AW24
AW25 AW26
AW27
1/19 PCI_EXPRESS
PEX_RST
AY10
PEX_CLKREQ
PEX_REFCLK PEX_REFCLK
AU13
PEX_TX0
AV13
PEX_TX0
AY12
PEX_RX0
BA12
PEX_RX0
PEX_TX1 PEX_TX1
BB12
PEX_RX1
BB13
PEX_RX1
PEX_TX2
AV15
PEX_TX2
BA13
PEX_RX2
AY13
PEX_RX2
AV16
PEX_TX3 PEX_TX3
AY15
PEX_RX3
BA15
PEX_RX3
PEX_TX4 PEX_TX4
BB15
PEX_RX4
BB16
PEX_RX4
AV18
PEX_TX5
AU18
PEX_TX5
BA16
PEX_RX5
AY16
PEX_RX5
AV19
PEX_TX6 PEX_TX6
AY18
PEX_RX6
BA18
PEX_RX6
PEX_TX7 PEX_TX7
BB18
PEX_RX7
BB19
PEX_RX7
AV21
PEX_TX8
AU21
PEX_TX8
BA19
PEX_RX8
AY19
PEX_RX8
AV22
PEX_TX9 PEX_TX9
AY21
PEX_RX9
BA21
PEX_RX9
PEX_TX10 PEX_TX10
BB21
PEX_RX10
BB22
PEX_RX10
AV24
PEX_TX11
AU24
PEX_TX11
BA22
PEX_RX11
AY22
PEX_RX11
AU25
PEX_TX12
AV25
PEX_TX12
AY24
PEX_RX12
BA24
PEX_RX12
PEX_TX13 PEX_TX13
BB24
PEX_RX13
BB25
PEX_RX13
PEX_TX14
AV27
PEX_TX14
BA25
PEX_RX14
AY25
PEX_RX14
AU27
PEX_TX15
AT27
PEX_TX15
AY27
PEX_RX15
BA27
PEX_RX15
C GE
3V3_F
PEX_IOVDD PEX_IOVDD PEX_IOVDD PEX_IOVDD PEX_IOVDD PEX_IOVDD PEX_IOVDD
PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ
VDD33 VDD33 VDD33 VDD33 VDD33
VDD_SENSE GND_SENSE
PEX_TSTCLK_OUT PEX_TSTCLK_OUT
PEX_PLLVDD
TESTMODE
PEX_CAL_PD_VDDQ
PEX_CAL_PU_GND
PEX_TERMP
ASSEMBLY PAGE DETAIL
? ?
? ?
? CON_HDR_002X004_TH
CON_HDR_002X004_TH COMMON
COMMON
TMS2TRST*
1
TDI4GND
3
KEY
KEY
VCC
5
TDO8TCK
7
AT18 AT24 AT25 AU15 AU16 AU19 AU22
AM17 AM18 AM19 AM20 AM24 AM25 AM26 AM27 AM28 AP18 AP19 AP21 AP22 AP24 AP25 AP27 AR15 AR16 AR18 AR19 AR21 AR22 AR24 AR25 AR27 AT15 AT16 AT19 AT21 AT22
L11 L12 L13 M11 N11
AJ22 AJ21
AP16 AP17
AM16
BB27
AM21 AM22
AM23
P545 BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL PCI Express
3V3_F
GND
Place near balls
C705
C705 .1UF
.1UF
10V
10V
10%
10% X5R
X5R
0402
0402
COMMON
COMMON
C675
C675 .1UF
.1UF
10V
10V
10%
10% X5R
X5R
0402
0402
COMMON
COMMON
Matching Rule of Thumb
4 inch from Top of Gold Fingers to GPU *2 inch Lane to Lane Skew
*No real Skew rule, but reducing the skew will minimize latency
Place near balls
C748
C748 .47UF
.47UF
6.3V
6.3V
10%
10% X5R
X5R
0402
0402
COMMON
COMMON
NVVDD_SENSE_GPU NVVDD_GND_SENSE_GPU
PEX_PLL_CLK_OUT PEX_PLL_CLK_OUT*
12MIL
PEX_PLLVDD
GPU_TESTMODE
12MIL
PEX_CAL_PD_VDDQ PEX_CAL_PU_GND
12MIL
PEX_TERMP
12MIL
C744
C744 1UF
1UF
6.3V
6.3V
10%
10% X5R
X5R
0402
0402
COMMON
COMMON
R71
R71
0402
0402
R715
R715 10K
10K
5%
5% 0402
0402 COMMON
COMMON
C701
C701 .1UF
.1UF
10V
10V
10%
10% X5R
X5R
0402
0402
COMMON
COMMON
C668
C668 .1UF
.1UF
10V
10V
10%
10% X5R
X5R
0402
0402
COMMON
COMMON
5%
5%
R626
R626
0402
0402
R714
R714 10K
10K
5%
5% 0402
0402 COMMON
COMMON
R694
R694 10K
10K
5%
5% 0402
0402 COMMON
COMMON
GND
C688
C688 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
C696
C696 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
C785
C785 .1UF
.1UF
10V
10V
10%
10% X5R
X5R
0402
0402
COMMON
COMMON
30
OUT
30
OUT
SHOULD BE PLACED ON THE BOTTOM LAYER
SHOULD BE PLACED ON THE BOTTOM LAYER
R630
200
R630
200
COMMON
0402
COMMON
0402
5%
5%
10K
10K
COMMON
COMMON
2.49K
2.49K
COMMON
COMMON
1%
1%
R695
R695 180
180
5%
5% 0402
0402 COMMON
COMMON
R696
R696 270
270
5%
5% 0402
0402 COMMON
COMMON
R627
R627
R625
0402
0402
JTAG_TCLKJTAG_TDI
JTAG_TMS
JTAG_TDIJTAG_TDO
JTAG_TDO
JTAG_TRST*
C682
C682 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
C676
C676 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
VDD33
C751
C751 .47UF
.47UF
6.3V
6.3V
10%
10% X5R
X5R
0402
0402
COMMON
COMMON
2.49K
2.49K
COMMON0402
COMMON0402
1%
1%
2.49KR625
2.49K
COMMON
COMMON
1%
1%
C717
C717 .1UF
.1UF
6.3V
6.3V
10%
10% X5R
X5R
0402
0402
COMMON
COMMON
C736
C736 1UF
1UF
6.3V
6.3V
10%
10% X5R
X5R
0402
0402
COMMON
COMMON
PEX_VDD
GND
C660
C660
4.7UF
4.7UF
6.3V
6.3V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
C728
C728
4.7UF
4.7UF
6.3V
6.3V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
C689
C689 1UF
1UF
6.3V
6.3V
10%
10% X5R
X5R
0402
0402
COMMON
COMMON
2,21
OUT
2,21
OUT
2,21
OUT
2,2,21
IN
2,21
OUT
1
PEX_VDD
C661
C661 10UF
10UF
6.3V
6.3V
20%
20% X5R
X5R
0805
0805
COMMON
COMMON
GND
GND
C754
C754 .1UF
.1UF
10V
10V
10%
10% X5R
X5R
0402
0402
COMMON
COMMON
C54
C54 10UF
10UF
6.3V
6.3V
20%
20% X5R
X5R
0805
0805
COMMON
COMMON
3V3_F
C780
C780 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
GND
2
3
4
PEX_VDD
LB502
10nH
LB502
10nH
COMMON
IND_SMD_0402
COMMON
IND_SMD_0402
C708
C708 1UF
1UF
6.3V
6.3V
10%
10% X5R
X5R
0402
0402
COMMON
COMMON
C673
C673
4.7UF
4.7UF
6.3V
6.3V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
GND
5
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
<Title>
<Title>
<Title>
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
<Doc>
<Doc>
<Doc>
Date:
Monday, April 14, 2008
Date:
Monday, April 14, 2008
Date:
Monday, April 14, 2008
Sheet of
Sheet of
Sheet of
HFDBA
<RevCode>
<RevCode>
<RevCode>
232
232
232
www.vinafix.vn
A B C D E F G H
Page3: MEMORY: GPU Partition A/B
1
5,13
2
3
4
FBA_D[63..0]
BI
FBA_DQM[7..0]
5,13
OUT
FBA_DQS_WP[7..0]
5,13
OUT
FBA_DQS_RN[7..0]
5,13
IN
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63
0 1 2 3 4 5 6 7
0 1 2 3 4 5 6 7
0 1 2 3 4 5 6 7
FBA_D0 FBA_D1 FBA_D2 FBA_D3 FBA_D4 FBA_D5 FBA_D6 FBA_D7 FBA_D8 FBA_D9 FBA_D10 FBA_D11 FBA_D12 FBA_D13 FBA_D14 FBA_D15 FBA_D16 FBA_D17 FBA_D18 FBA_D19 FBA_D20 FBA_D21 FBA_D22 FBA_D23 FBA_D24 FBA_D25 FBA_D26 FBA_D27 FBA_D28 FBA_D29 FBA_D30 FBA_D31 FBA_D32 FBA_D33 FBA_D34 FBA_D35 FBA_D36 FBA_D37 FBA_D38 FBA_D39 FBA_D40 FBA_D41 FBA_D42 FBA_D43 FBA_D44 FBA_D45 FBA_D46 FBA_D47 FBA_D48 FBA_D49 FBA_D50 FBA_D51 FBA_D52 FBA_D53 FBA_D54 FBA_D55 FBA_D56 FBA_D57 FBA_D58 FBA_D59 FBA_D60 FBA_D61 FBA_D62 FBA_D63
FBA_DQM0 FBA_DQM1 FBA_DQM2 FBA_DQM3 FBA_DQM4 FBA_DQM5 FBA_DQM6 FBA_DQM7
FBA_DQS_WP0 FBA_DQS_WP1 FBA_DQS_WP2 FBA_DQS_WP3 FBA_DQS_WP4 FBA_DQS_WP5 FBA_DQS_WP6 FBA_DQS_WP7
FBA_DQS_RN0 FBA_DQS_RN1 FBA_DQS_RN2 FBA_DQS_RN3 FBA_DQS_RN4 FBA_DQS_RN5 FBA_DQS_RN6 FBA_DQS_RN7
FBVDDQ
R611
R611 1K
1K
1%
1%
13
0402
0402 COMMON
COMMON
R610
5
R610 1K
1K
1%
1% 0402
0402 COMMON
COMMON
C629
C629 .1UF
.1UF
6.3V
6.3V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
OUT
FB_VREF
AM34
AW33 AW36
AW28
AW31
AW29
AM39
AW32
AM36
AW34
AW35
AL34 AK35 AK36 AJ34 AH34 AH35 AJ36 AK37 AL39 AL41 AL42 AK42 AJ39 AH39 AH41 AH42 AN35 AP36 AP37 AR37
AL35 AL36 AL37 AP41 AP42 AN39 AN40 AN41 AN42 AR40 AT39 AR31 AP32 AR33 AT31 AT34 AU34 AU35 AU31 BB33 BA33 AY33 BA34 BB34
AY35 AU30 AP28 AP31 AR28
AP29 AR30 AT30
BA31 BB31 BB30
BB28 BA28 AY28
AJ37 AP35
AP40 AR34 AY34 AU29
AH36 AK41
AP38 AT33 AV34 AT28 AY30
AH37 AK40 AN36 AP39 AT32
AU28 BA30
AH38 AL38 AN38 AR39 AV33
AT29 AV31
L32
G1B
G1B
BGA_1504_P080_350X350
BGA_1504_P080_350X350 COMMON
COMMON
2/19 FBA
2/19 FBA
FBA_D0 FBA_D1 FBA_D2 FBA_D3 FBA_D4 FBA_D5 FBA_D6 FBA_D7 FBA_D8 FBA_D9 FBA_D10 FBA_D11 FBA_D12 FBA_D13 FBA_D14 FBA_D15 FBA_D16 FBA_D17 FBA_D18 FBA_D19 FBA_D20 FBA_D21 FBA_D22 FBA_D23 FBA_D24 FBA_D25 FBA_D26 FBA_D27 FBA_D28 FBA_D29 FBA_D30 FBA_D31 FBA_D32 FBA_D33 FBA_D34 FBA_D35 FBA_D36 FBA_D37 FBA_D38 FBA_D39 FBA_D40 FBA_D41 FBA_D42 FBA_D43 FBA_D44 FBA_D45 FBA_D46 FBA_D47 FBA_D48 FBA_D49 FBA_D50 FBA_D51 FBA_D52 FBA_D53 FBA_D54 FBA_D55 FBA_D56 FBA_D57 FBA_D58 FBA_D59 FBA_D60 FBA_D61 FBA_D62 FBA_D63
FBA_DQM0 FBA_DQM1 FBA_DQM2 FBA_DQM3 FBA_DQM4 FBA_DQM5 FBA_DQM6 FBA_DQM7
FBA_DQS_WP0 FBA_DQS_WP1 FBA_DQS_WP2 FBA_DQS_WP3 FBA_DQS_WP4 FBA_DQS_WP5 FBA_DQS_WP6 FBA_DQS_WP7
FBA_DQS_RN0 FBA_DQS_RN1 FBA_DQS_RN2 FBA_DQS_RN3 FBA_DQS_RN4 FBA_DQS_RN5 FBA_DQS_RN6 FBA_DQS_RN7
FBA_DBI0 FBA_DBI1 FBA_DBI2 FBA_DBI3 FBA_DBI4 FBA_DBI5 FBA_DBI6 FBA_DBI7
FB_VREF
FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ
FBA_CMD0 FBA_CMD1 FBA_CMD2 FBA_CMD3 FBA_CMD4 FBA_CMD5 FBA_CMD6 FBA_CMD7 FBA_CMD8
FBA_CMD9 FBA_CMD10 FBA_CMD11 FBA_CMD12 FBA_CMD13 FBA_CMD14 FBA_CMD15 FBA_CMD16 FBA_CMD17 FBA_CMD18 FBA_CMD19 FBA_CMD20 FBA_CMD21 FBA_CMD22 FBA_CMD23 FBA_CMD24 FBA_CMD25 FBA_CMD26 FBA_CMD27 FBA_CMD28 FBA_CMD29 FBA_CMD30
FBA_DEBUG
FBA_CLK0
FBA_CLK0
FBA_CLK1
FBA_CLK1
FBA_WCK0
FBA_WCK0
FBA_WCK1
FBA_WCK1
FBA_WCK2
FBA_WCK2
FBA_WCK3
FBA_WCK3
FB_DLLAVDD0 FB_PLLAVDD0
AA32 AB32 AC32 AD32 AD34 AE32 AF32 AG32 AG34 AK34 AN34 AP30 AP33 J10 J13 J16 J19 J24 J27 J30
AT40 AU38 AT38 BA39 AV37 BB39 AW38 AW42 AW39 AY41 AU39 AV36 BA40 AY39 AU40 BA37 AY36 AY37 AT37 AU36 AV39 AY38 AV40 AU42 AW40 AU41 AW41 BB37 AW37 AY42 BB40
AT36
AT41 AT42 BA36 BB36
AK38 AK39 AM37 AN37 AU32 AU33 AV30 AW30
AH32 AJ32
FBVDDQ
FBA_CMD0 FBA_CMD1
FBA_CMD2 FBA_CMD3 FBA_CMD4 FBA_CMD5 FBA_CMD6
FBA_CMD8
FBA_CMD9 FBA_CMD10 FBA_CMD11 FBA_CMD12 FBA_CMD13 FBA_CMD14 FBA_CMD15 FBA_CMD16 FBA_CMD17 FBA_CMD18 FBA_CMD19 FBA_CMD20 FBA_CMD21
FBA_CMD22 FBA_CMD23 FBA_CMD24 FBA_CMD25
FBA_CMD27
FBA_DEBUG
FBA_CLK0 FBA_CLK0* FBA_CLK1 FBA_CLK1*
FB_PLLAVDD0
FBA_CMD[6..0]
0 1 2 3 4 5 6
FBA_CMD[25..8]
8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
27
FBA_CMD27
R618
60.4R618
60.4
COMMON
0402
COMMON
0402
1%
1%
(OPT) (OPT)
OUT OUT OUT OUT
C651
C651 .1UF
.1UF
6.3V
6.3V
10%
10% X5R
X5R
0402
0402
COMMON
COMMON
GND
GND
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
C GE
G1C
G1C
BGA_1504_P080_350X350
BGA_1504_P080_350X350 COMMON
7,13
FBA_CMD[6..0]
5
CMD-Addr Map
BGA136[31..0] BGA136[63..32] ADDR
CMD1 CMD1 RAS*
CMD10 CMD10 CAS*
FBA_CMD[25..8]
5 7
CMD11 CMD11 WE*
5
CMD8 CMD8 CS0* CMD19 CMD19 A<0> CMD25 CMD25 A<1> CMD22 A<2> CMD24 A<3> CMD0 A<4> CMD2 A<5> CMD4 A<2> CMD6 A<3> CMD5 A<4> CMD13 A<5> CMD21 CMD21 A<6> CMD16 CMD16 A<7> CMD23 CMD23 A<8> CMD20 CMD20 A<9> CMD17 CMD17 A<10> CMD9 CMD9 A<11> CMD12 CMD12 BA0 CMD3 CMD3 BA1 CMD27 CMD27 BA2 CMD18 CMD18 CKE CMD15 CMD15 RST
FBVDDQ
5,13 5,13 5,13 5,13
13
OUT
C650
C650 1UF
1UF
6.3V
6.3V
10%
10% X5R
X5R
0402
0402
COMMON
COMMON
C647
C647 1UF
1UF
6.3V
6.3V
10%
10% X5R
X5R
0402
0402
COMMON
COMMON
LB501
120R@100MHzLB501
120R@100MHz R622
COMMONIND_SMD_0402
COMMONIND_SMD_0402
FBB_D[63..0]
BI
FBB_DQM[7..0]
7,13
OUT
FBB_DQS_WP[7..0]
7,13
OUT
FBB_DQS_RN[7..0]
7,13
IN
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63
0 1 2 3 4 5 6 7
0 1 2 3 4 5 6 7
0 1 2 3 4 5 6 7
FBB_D0 FBB_D1 FBB_D2 FBB_D3 FBB_D4 FBB_D5 FBB_D6 FBB_D7 FBB_D8 FBB_D9 FBB_D10 FBB_D11 FBB_D12 FBB_D13 FBB_D14 FBB_D15 FBB_D16 FBB_D17 FBB_D18 FBB_D19 FBB_D20 FBB_D21 FBB_D22 FBB_D23 FBB_D24 FBB_D25 FBB_D26 FBB_D27 FBB_D28 FBB_D29 FBB_D30 FBB_D31 FBB_D32 FBB_D33 FBB_D34 FBB_D35 FBB_D36 FBB_D37 FBB_D38 FBB_D39 FBB_D40 FBB_D41 FBB_D42 FBB_D43 FBB_D44 FBB_D45 FBB_D46 FBB_D47 FBB_D48 FBB_D49 FBB_D50 FBB_D51 FBB_D52 FBB_D53 FBB_D54 FBB_D55 FBB_D56 FBB_D57 FBB_D58 FBB_D59 FBB_D60 FBB_D61 FBB_D62 FBB_D63
FBB_DQM0 FBB_DQM1 FBB_DQM2 FBB_DQM3 FBB_DQM4 FBB_DQM5 FBB_DQM6 FBB_DQM7
FBB_DQS_WP0 FBB_DQS_WP1 FBB_DQS_WP2 FBB_DQS_WP3 FBB_DQS_WP4 FBB_DQS_WP5 FBB_DQS_WP6 FBB_DQS_WP7
FBB_DQS_RN0 FBB_DQS_RN1 FBB_DQS_RN2 FBB_DQS_RN3 FBB_DQS_RN4 FBB_DQS_RN5 FBB_DQS_RN6 FBB_DQS_RN7
PEX_VDD
C643
C643
4.7UF
4.7UF
6.3V
6.3V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
GND
ASSEMBLY PAGE DETAIL
P545 BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL MEMORY: GPU Partition A/B
COMMON
3/19 FBB
3/19 FBB
C40
FBB_D0
E39
FBB_D1
F37
FBB_D2
H37
FBB_D3
G38
FBB_D4
G39
FBB_D5
G40
FBB_D6
H39
FBB_D7
C41
FBB_D8
D40
FBB_D9
D41
FBB_D10
C42
FBB_D11
D42
FBB_D12
H40
FBB_D13
G41
FBB_D14
G42
FBB_D15
J37
FBB_D16
K37
FBB_D17
J38
FBB_D18
J39
FBB_D19
L36
FBB_D20
M34
FBB_D21
M35
FBB_D22
M36
FBB_D23
J40
FBB_D24
J41
FBB_D25
J42
FBB_D26
K39
FBB_D27
L39
FBB_D28
M38
FBB_D29
M39
FBB_D30
M40
FBB_D31
W35
FBB_D32
W36
FBB_D33
W37
FBB_D34
W38
FBB_D35
AA34
FBB_D36
AA35
FBB_D37
AA36
FBB_D38
AA37
FBB_D39
W40
FBB_D40
AA40
FBB_D41
AA41
FBB_D42
AA42
FBB_D43
AB40
FBB_D44
AB41
FBB_D45
AB42
FBB_D46
AD40
FBB_D47
AB34
FBB_D48
AB35
FBB_D49
AB36
FBB_D50
AB37
FBB_D51
AE35
FBB_D52
AE36
FBB_D53
AE37
FBB_D54
AG36
FBB_D55
AD41
FBB_D56
AD42
FBB_D57
AE38
FBB_D58
AF39
FBB_D59
AE42
FBB_D60
AG40
FBB_D61
AG41
FBB_D62
AG42
FBB_D63
G37
FBB_DQM0
F41
FBB_DQM1
L37
FBB_DQM2
K42
FBB_DQM3
AA38
FBB_DQM4
AC39
FBB_DQM5
AE34
FBB_DQM6
AE41
FBB_DQM7
F39
FBB_DQS_WP0
F40
FBB_DQS_WP1
K35
FBB_DQS_WP2
K41
FBB_DQS_WP3
Y39
FBB_DQS_WP4
AB39
FBB_DQS_WP5
AD36
FBB_DQS_WP6
AE40
FBB_DQS_WP7
F38
FBB_DQS_RN0
E40
FBB_DQS_RN1
K36
FBB_DQS_RN2
K40
FBB_DQS_RN3
W39
FBB_DQS_RN4
AB38
FBB_DQS_RN5
AD35
FBB_DQS_RN6
AE39
FBB_DQS_RN7
H36
FBB_DBI0
F42
FBB_DBI1
L34
FBB_DBI2
K38
FBB_DBI3
AA39
FBB_DBI4
AD39
FBB_DBI5
AG35
FBB_DBI6
AG39
FBB_DBI7
CALIBRATION PIN
FB_CALx_PD_VDDQ
FB_CALx_PU_GND
FB_CALx_TERM_GND
VREF RATIO
0.7 FBVDDQ
FB_CAL_PD_VDDQ
FB_CAL_PU_GND
FB_CAL_TERM_GND
DDR3
60
40
40
FBB_CMD0 FBB_CMD1 FBB_CMD2 FBB_CMD3 FBB_CMD4 FBB_CMD5 FBB_CMD6 FBB_CMD7 FBB_CMD8
FBB_CMD9 FBB_CMD10 FBB_CMD11 FBB_CMD12 FBB_CMD13 FBB_CMD14 FBB_CMD15 FBB_CMD16 FBB_CMD17 FBB_CMD18 FBB_CMD19 FBB_CMD20 FBB_CMD21 FBB_CMD22 FBB_CMD23 FBB_CMD24 FBB_CMD25 FBB_CMD26 FBB_CMD27 FBB_CMD28 FBB_CMD29 FBB_CMD30
FBB_DEBUG
FBB_WCK0
FBB_WCK0
FBB_WCK1
FBB_WCK1
FBB_WCK2
FBB_WCK2
FBB_WCK3
FBB_WCK3
FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ
FBB_CLK0 FBB_CLK0 FBB_CLK1 FBB_CLK1
FBVDDQ
J33 K34 K9 L17 L18 L19 L20 L23 L24 L25 L26 L27
N41 R39 N42 V37 T41 T42 V38 R38 N40 U39 N39 V40 R41 V39 P39 V36 V41 T39 T38 T35 T36 T40 R37 M41 T37 M42 R36 V35 V42 R42 R40
R34
N37 N38 U34 V34
J35 J36 N35 N36 W41 W42 AD37 AD38
M32
N32
P32
FBB_CMD0 FBB_CMD1 FBB_CMD2 FBB_CMD3 FBB_CMD4 FBB_CMD5 FBB_CMD6
FBB_CMD8 FBB_CMD9 FBB_CMD10 FBB_CMD11 FBB_CMD12 FBB_CMD13 FBB_CMD14 FBB_CMD15 FBB_CMD16 FBB_CMD17 FBB_CMD18 FBB_CMD19 FBB_CMD20 FBB_CMD21 FBB_CMD22 FBB_CMD23 FBB_CMD24 FBB_CMD25
FBB_CMD27
R616
FBB_DEBUG
FBB_CLK0 FBB_CLK0*
FBB_CLK1*
R616
FBB_CLK1
FB_CAL_PD_VDDQ
FB_CAL_PU_GND
FB_CAL_TERM_GND
<Title>
<Title>
<Title>
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date:
Date:
Date:
FBB_CMD[6..0]
FBB_CMD[6..0]
FBB_CMD[25..8]
7
7
0 1 2 3 4 5 6
FBB_CMD[25..8]
8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
27
FBB_CMD27
FBVDDQ
60.4
60.4
COMMON
0402
COMMON
0402
1%
1%
7,13
OUT
7,13
OUT
7,13
OUT
7,13
OUT
FBVDDQ
R619 30.1
R619 30.1
04021%COMMON
04021%COMMON
24.3
R622
24.3
0402
COMMON
0402
COMMON
1%
1%
R612
40.2
R612
40.2
0402
COMMON
0402
COMMON
1%
1%
GND
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
<Doc>
<Doc>
<Doc>
Monday, April 14, 2008
Monday, April 14, 2008
Monday, April 14, 2008
Sheet of
Sheet of
Sheet of
HFDBA
1
2
3
4
5
<RevCode>
<RevCode>
<RevCode>
332
332
332
www.vinafix.vn
A B C D E F G H
Page4: MEMORY: GPU Partition C/D
1
9,13
2
3
4
FBC_D[63..0]
BI
FBC_DQM[7..0]
9,13
OUT
FBC_DQS_WP[7..0]
9,13
OUT
FBC_DQS_RN[7..0]
9,13
IN
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63
0 1 2 3 4 5 6 7
0 1 2 3 4 5 6 7
0 1 2 3 4 5 6 7
FBC_D0 FBC_D1 FBC_D2 FBC_D3 FBC_D4 FBC_D5 FBC_D6 FBC_D7 FBC_D8 FBC_D9 FBC_D10 FBC_D11 FBC_D12 FBC_D13 FBC_D14 FBC_D15 FBC_D16 FBC_D17 FBC_D18 FBC_D19 FBC_D20 FBC_D21 FBC_D22 FBC_D23 FBC_D24 FBC_D25 FBC_D26 FBC_D27 FBC_D28 FBC_D29 FBC_D30 FBC_D31 FBC_D32 FBC_D33 FBC_D34 FBC_D35 FBC_D36 FBC_D37 FBC_D38 FBC_D39 FBC_D40 FBC_D41 FBC_D42 FBC_D43 FBC_D44 FBC_D45 FBC_D46 FBC_D47 FBC_D48 FBC_D49 FBC_D50 FBC_D51 FBC_D52 FBC_D53 FBC_D54 FBC_D55 FBC_D56 FBC_D57 FBC_D58 FBC_D59 FBC_D60 FBC_D61 FBC_D62 FBC_D63
FBC_DQM0 FBC_DQM1 FBC_DQM2 FBC_DQM3 FBC_DQM4 FBC_DQM5 FBC_DQM6 FBC_DQM7
FBC_DQS_WP0 FBC_DQS_WP1 FBC_DQS_WP2 FBC_DQS_WP3 FBC_DQS_WP4 FBC_DQS_WP5 FBC_DQS_WP6 FBC_DQS_WP7
FBC_DQS_RN0 FBC_DQS_RN1 FBC_DQS_RN2 FBC_DQS_RN3 FBC_DQS_RN4 FBC_DQS_RN5 FBC_DQS_RN6 FBC_DQS_RN7
5
G1D
G1D
BGA_1504_P080_350X350
BGA_1504_P080_350X350 COMMON
COMMON
J21 H21 G21 F21 F18 G18 H18 G16 B16 A16 B19 A19 D17 E18 A18 C16 H24 G24 F24 E24 J22 H22 G22 F22 C24 C22 B22 A22 C21 B21 A21 C19 F34 F33 E34 D34 G32 J31 H31 G31 C34 B34 A34 D33 D32 E31 D31 C31 D39 D38 G36 F35 E36 D36 C36 D35 B40 C39 B39 A40 A39 C35 B36 A36
J18 B18 E22 D20 F32 A33 F36 B37
G19 C18 D23 D21 H33 B33 D37 C37
H19 D18 D24 E21 G33 C33 E37 C38
H16 D16 D22 D19 J32 E33 G35 A37
4/19 FBC
4/19 FBC
FBC_D0 FBC_D1 FBC_D2 FBC_D3 FBC_D4 FBC_D5 FBC_D6 FBC_D7 FBC_D8 FBC_D9 FBC_D10 FBC_D11 FBC_D12 FBC_D13 FBC_D14 FBC_D15 FBC_D16 FBC_D17 FBC_D18 FBC_D19 FBC_D20 FBC_D21 FBC_D22 FBC_D23 FBC_D24 FBC_D25 FBC_D26 FBC_D27 FBC_D28 FBC_D29 FBC_D30 FBC_D31 FBC_D32 FBC_D33 FBC_D34 FBC_D35 FBC_D36 FBC_D37 FBC_D38 FBC_D39 FBC_D40 FBC_D41 FBC_D42 FBC_D43 FBC_D44 FBC_D45 FBC_D46 FBC_D47 FBC_D48 FBC_D49 FBC_D50 FBC_D51 FBC_D52 FBC_D53 FBC_D54 FBC_D55 FBC_D56 FBC_D57 FBC_D58 FBC_D59 FBC_D60 FBC_D61 FBC_D62 FBC_D63
FBC_DQM0 FBC_DQM1 FBC_DQM2 FBC_DQM3 FBC_DQM4 FBC_DQM5 FBC_DQM6 FBC_DQM7
FBC_DQS_WP0 FBC_DQS_WP1 FBC_DQS_WP2 FBC_DQS_WP3 FBC_DQS_WP4 FBC_DQS_WP5 FBC_DQS_WP6 FBC_DQS_WP7
FBC_DQS_RN0 FBC_DQS_RN1 FBC_DQS_RN2 FBC_DQS_RN3 FBC_DQS_RN4 FBC_DQS_RN5 FBC_DQS_RN6 FBC_DQS_RN7
FBC_DBI0 FBC_DBI1 FBC_DBI2 FBC_DBI3 FBC_DBI4 FBC_DBI5 FBC_DBI6 FBC_DBI7
FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ
FBC_CMD0 FBC_CMD1 FBC_CMD2 FBC_CMD3 FBC_CMD4 FBC_CMD5 FBC_CMD6 FBC_CMD7 FBC_CMD8
FBC_CMD9 FBC_CMD10 FBC_CMD11 FBC_CMD12 FBC_CMD13 FBC_CMD14 FBC_CMD15 FBC_CMD16 FBC_CMD17 FBC_CMD18 FBC_CMD19 FBC_CMD20 FBC_CMD21 FBC_CMD22 FBC_CMD23 FBC_CMD24 FBC_CMD25 FBC_CMD26 FBC_CMD27 FBC_CMD28 FBC_CMD29 FBC_CMD30
FBC_DEBUG
FBC_CLK0 FBC_CLK0 FBC_CLK1 FBC_CLK1
FBC_WCK0
FBC_WCK0
FBC_WCK1
FBC_WCK1
FBC_WCK2
FBC_WCK2
FBC_WCK3
FBC_WCK3
FB_DLLAVDD1 FB_PLLAVDD1
FBVDDQ
N34 N9 R32 T32 T34 U32 V32 W32 W34 Y32
FBC_CMD0
C25
FBC_CMD1
A27
FBC_CMD2
E25
FBC_CMD3
D30
FBC_CMD4
D28
FBC_CMD5
E28
FBC_CMD6
G27 D27
FBC_CMD8
C30
FBC_CMD9
B28
FBC_CMD10
B25
FBC_CMD11
A30
FBC_CMD12
D26
FBC_CMD13
F27
FBC_CMD14
F25
FBC_CMD15
B31
FBC_CMD16
B30
FBC_CMD17
D29
FBC_CMD18
A28
FBC_CMD19
E27
FBC_CMD20
C27
FBC_CMD21
G28
FBC_CMD22
B27
FBC_CMD23
G25
FBC_CMD24
H27
FBC_CMD25
H25 A25
FBC_CMD27
A31 F28 C28 D25
FBC_CMD[6..0]
0 1 2 3 4 5 6
FBC_CMD[25..8]
8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
27
FBC_CMD27
FBC_CMD[6..0]
FBC_CMD[25..8]
9
11,13
9
CMD-Addr Map
BGA136[31..0] BGA136[63..32] ADDR
CMD1 CMD1 RAS*
CMD10 CMD10 CAS* CMD11 CMD11 WE*
9
CMD8 CMD8 CS0* CMD19 CMD19 A<0> CMD25 CMD25 A<1> CMD22 A<2> CMD24 A<3> CMD0 A<4> CMD2 A<5> CMD4 A<2> CMD6 A<3> CMD5 A<4> CMD13 A<5> CMD21 CMD21 A<6> CMD16 CMD16 A<7> CMD23 CMD23 A<8> CMD20 CMD20 A<9> CMD17 CMD17 A<10> CMD9 CMD9 A<11> CMD12 CMD12 BA0 CMD3 CMD3 BA1 CMD27 CMD27 BA2 CMD18 CMD18 CKE CMD15 CMD15 RST
FBVDDQ
FBC_DEBUG
J28
FBC_CLK0
J26
FBC_CLK0*
J25
FBC_CLK1
F30
FBC_CLK1*
E30
F19 E19 B24 A24 H30 G30 H34 G34
L21 L22
R624
60.41%R624
60.4
COMMON0402
COMMON0402
1%
(OPT) (OPT)
9,13
OUT
9,13
OUT
9,13
OUT
9,13
OUT
13
OUT
LB505
120R@100MHzLB505
120R@100MHz
IND_SMD_0402COMMON
IND_SMD_0402COMMON
C749
C750
C750 1UF
1UF
6.3V
6.3V
10%
10% X5R
X5R
0402
0402
COMMON
COMMON
C749 1UF
1UF
6.3V
6.3V
10%
10% X5R
X5R
0402
0402
COMMON
COMMON
C692
C692 .1UF
.1UF
6.3V
6.3V
10%
10% X5R
X5R
0402
0402
COMMON
COMMON
GND
11,13
11,13
11,13
PEX_VDD
GND
FBD_D[63..0]
BI
FBD_DQM[7..0]
OUT
FBD_DQS_WP[7..0]
OUT
FBD_DQS_RN[7..0]
IN
C758
C758
4.7UF
4.7UF
6.3V
6.3V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63
0 1 2 3 4 5 6 7
0 1 2 3 4 5 6 7
0 1 2 3 4 5 6 7
FBD_D0 FBD_D1 FBD_D2 FBD_D3 FBD_D4 FBD_D5 FBD_D6 FBD_D7 FBD_D8 FBD_D9 FBD_D10 FBD_D11 FBD_D12 FBD_D13 FBD_D14 FBD_D15 FBD_D16 FBD_D17 FBD_D18 FBD_D19 FBD_D20 FBD_D21 FBD_D22 FBD_D23 FBD_D24 FBD_D25 FBD_D26 FBD_D27 FBD_D28 FBD_D29 FBD_D30 FBD_D31 FBD_D32 FBD_D33 FBD_D34 FBD_D35 FBD_D36 FBD_D37 FBD_D38 FBD_D39 FBD_D40 FBD_D41 FBD_D42 FBD_D43 FBD_D44 FBD_D45 FBD_D46 FBD_D47 FBD_D48 FBD_D49 FBD_D50 FBD_D51 FBD_D52 FBD_D53 FBD_D54 FBD_D55 FBD_D56 FBD_D57 FBD_D58 FBD_D59 FBD_D60 FBD_D61 FBD_D62 FBD_D63
FBD_DQM0 FBD_DQM1 FBD_DQM2 FBD_DQM3 FBD_DQM4 FBD_DQM5 FBD_DQM6 FBD_DQM7
FBD_DQS_WP0 FBD_DQS_WP1 FBD_DQS_WP2 FBD_DQS_WP3 FBD_DQS_WP4 FBD_DQS_WP5 FBD_DQS_WP6 FBD_DQS_WP7
FBD_DQS_RN0 FBD_DQS_RN1 FBD_DQS_RN2 FBD_DQS_RN3 FBD_DQS_RN4 FBD_DQS_RN5 FBD_DQS_RN6 FBD_DQS_RN7
M9 N8 N7 P9 R9 R8 P7 N6 M4 M2 M1 N1 P4 R4 R2 R1 K8
J7 J6
H6
L9 M8 M7 M6
J2
J1 K4 K3 K2 K1 H3 G4
H12
J11 H10 G12
G9
F9 F8
F12 A10 B10 C10
B9 A9
D10
D7
C8 F13 J15 J12
H15 D15
J14
H13 G13 D12 B12 A12 A13 D14 A15 B15 C15
P6
L4 J8
J3 H9 C9
F14
D11
R7 N2
L7
J5
G10
E9
G15 C13
R6 N3 K7
J4
G11
D9
F15
B13
R5 M5 K5 H4
E10
D8
G14 E12
G1E
G1E
BGA_1504_P080_350X350
BGA_1504_P080_350X350 COMMON
COMMON
5/19 FBD
5/19 FBD
FBD_D0 FBD_D1 FBD_D2 FBD_D3 FBD_D4 FBD_D5 FBD_D6 FBD_D7 FBD_D8 FBD_D9 FBD_D10 FBD_D11 FBD_D12 FBD_D13 FBD_D14 FBD_D15 FBD_D16 FBD_D17 FBD_D18 FBD_D19 FBD_D20 FBD_D21 FBD_D22 FBD_D23 FBD_D24 FBD_D25 FBD_D26 FBD_D27 FBD_D28 FBD_D29 FBD_D30 FBD_D31 FBD_D32 FBD_D33 FBD_D34 FBD_D35 FBD_D36 FBD_D37 FBD_D38 FBD_D39 FBD_D40 FBD_D41 FBD_D42 FBD_D43 FBD_D44 FBD_D45 FBD_D46 FBD_D47 FBD_D48 FBD_D49 FBD_D50 FBD_D51 FBD_D52 FBD_D53 FBD_D54 FBD_D55 FBD_D56 FBD_D57 FBD_D58 FBD_D59 FBD_D60 FBD_D61 FBD_D62 FBD_D63
FBD_DQM0 FBD_DQM1 FBD_DQM2 FBD_DQM3 FBD_DQM4 FBD_DQM5 FBD_DQM6 FBD_DQM7
FBD_DQS_WP0 FBD_DQS_WP1 FBD_DQS_WP2 FBD_DQS_WP3 FBD_DQS_WP4 FBD_DQS_WP5 FBD_DQS_WP6 FBD_DQS_WP7
FBD_DQS_RN0 FBD_DQS_RN1 FBD_DQS_RN2 FBD_DQS_RN3 FBD_DQS_RN4 FBD_DQS_RN5 FBD_DQS_RN6 FBD_DQS_RN7
FBD_DBI0 FBD_DBI1 FBD_DBI2 FBD_DBI3 FBD_DBI4 FBD_DBI5 FBD_DBI6 FBD_DBI7
FBD_CMD0 FBD_CMD1 FBD_CMD2 FBD_CMD3 FBD_CMD4 FBD_CMD5 FBD_CMD6 FBD_CMD7 FBD_CMD8
FBD_CMD9 FBD_CMD10 FBD_CMD11 FBD_CMD12 FBD_CMD13 FBD_CMD14 FBD_CMD15 FBD_CMD16 FBD_CMD17 FBD_CMD18 FBD_CMD19 FBD_CMD20 FBD_CMD21 FBD_CMD22 FBD_CMD23 FBD_CMD24 FBD_CMD25 FBD_CMD26 FBD_CMD27 FBD_CMD28 FBD_CMD29 FBD_CMD30
FBD_DEBUG
FBD_CLK0 FBD_CLK0 FBD_CLK1 FBD_CLK1
FBD_WCK0
FBD_WCK0
FBD_WCK1
FBD_WCK1
FBD_WCK2
FBD_WCK2
FBD_WCK3
FBD_WCK3
FB_VDDQ_SENSE
FBD_CMD[6..0]
FBD_CMD[25..8]
FBD_CMD[6..0]
FBD_CMD[25..8]
11
FBD_CMD0
G3
FBD_CMD1
F5
FBD_CMD2
G5
FBD_CMD3
B4
FBD_CMD4
E6
FBD_CMD5
A4
FBD_CMD6
D5 D1
FBD_CMD8
D4
FBD_CMD9
C2
FBD_CMD10
F4
FBD_CMD11
E7
FBD_CMD12
B3
FBD_CMD13
C4
FBD_CMD14
F3
FBD_CMD15
B6
FBD_CMD16
C7
FBD_CMD17
C6
FBD_CMD18
G6
FBD_CMD19
F7
FBD_CMD20
E4
FBD_CMD21
C5
FBD_CMD22
E3
FBD_CMD23
F1
FBD_CMD24
D3
FBD_CMD25
F2 D2
FBD_CMD27
A6 D6 C1 A3
0 1 2 3 4 5 6
8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
27
FBD_CMD27
FBVDDQ
FBD_DEBUG
G7
FBD_CLK0
G1
FBD_CLK0*
G2
FBD_CLK1
B7
FBD_CLK1*
A7
N5 N4 L6 K6 F11 F10 E13 D13
FBVDDQ_SENSEFB_PLLAVDD1
J34
R641
60.4
R641
60.4
COMMON
COMMON
0402
0402
1%
1%
11,13
OUT
11,13
OUT
11
OUT
11
OUT
28
OUT
1
2
11
11
3
4
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
C GE
www.vinafix.vn
ASSEMBLY PAGE DETAIL
P545 BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL MEMORY: GPU Partition C/D
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
<Title>
<Title>
<Title>
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
<Doc>
<Doc>
<Doc>
Date:
Date:
Date:
Monday, April 14, 2008
Monday, April 14, 2008
Monday, April 14, 2008
Sheet of
Sheet of
Sheet of
HFDBA
432
432
432
<RevCode>
<RevCode>
<RevCode>
A B C D E F G H
Page5: FBA Partition
M9C
M9C
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
1
FBVDDQ
R581
R581 0
0
5%
COMMON
COMMON
IN IN
R577
R577
243
243
0402
0402
FBA_CLK0_TERM
1%
1%
R584
R584 475
475
FBA_CMD0
FBA_CMD1 FBA_CMD2 FBA_CMD3 FBA_CMD4 FBA_CMD5 FBA_CMD6
FBA_CMD8 FBA_CMD9 FBA_CMD10 FBA_CMD11 FBA_CMD12 FBA_CMD13 FBA_CMD14 FBA_CMD15 FBA_CMD16 FBA_CMD17 FBA_CMD18 FBA_CMD19 FBA_CMD20 FBA_CMD21 FBA_CMD22 FBA_CMD23 FBA_CMD24 FBA_CMD25
COMMON
COMMON
5% 0402
0402 COMMON
COMMON
(OPT)
R578
R578
243
243
(OPT)
3
FBA_CMD27
1%
1%
0402
0402
0 1 2 3 4 5 6
8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
3,13
3,13
3,13
3,13
13
OUT
C574
C574 .01UF
.01UF
25V
25V
(OPT)
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
GND
(OPT)
2
3,13 3,13
3
4
15 25 9 8
1
3 2 0 24 22
21
23 19
20
17 16 14
11
12
FBA_CMD[6..0]
FBA_CMD[25..8]
BI
BI
BI
BI
10 18
27
FBA_CLK0 FBA_CLK0*
R631
R631 10K
10K
5%
5% 0402
0402 COMMON
COMMON
GND
FBA_CMD[25..8]
FBA_D[63..0]
FBA_DQM[7..0]
FBA_DQS_RN[7..0]
FBA_DQS_WP[7..0]
FBA_CMD15
FBA_CMD[6..0]
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
FBA_CMD25 FBA_CMD9 FBA_CMD8
FBA_CMD1 FBA_CMD3 FBA_CMD2 FBA_CMD0 FBA_CMD24 FBA_CMD22 FBA_CMD21 FBA_CMD23 FBA_CMD19 FBA_CMD20 FBA_CMD17 FBA_CMD16 FBA_CMD14
FBA_CMD10 FBA_CMD18 FBA_CMD27
FBA_CMD11
FBA_CMD12
COMMON
1/2
1/2
K7
RAS
L7
CAS
K3
WE
L8
CS
M8
A<0>
M3
A<1>
M7
A<2>
N2
A<3>
N8
A<4>
N3
A<5>
N7
A<6>
P2
A<7>
P8
A<8>
P3
A<9>
M2
A<10>
P7
A<11>
R2
A<12>
R8
NC/A<13>
R3
NC/A<14>
R7
NC/A<15>
L2
BA<0>
L3
BA<1>
L1
NC/BA<2>
K2
CKE
J8
CLK
K8
CLK
K9
ODT
A2
NC
E2
NC
3
FBA_CMD11
3
0
FBA_DQM0
1
FBA_DQM1
2
FBA_DQM2
3
FBA_DQM3
4 5
FBA_DQM5
6
FBA_DQM6
7
FBA_DQM7
0
FBA_DQS_RN0
1
FBA_DQS_RN1
2
FBA_DQS_RN2
3
FBA_DQS_RN3
4
FBA_DQS_RN4
5
FBA_DQS_RN5
6
FBA_DQS_RN6
7
FBA_DQS_RN7
0
FBA_DQS_WP0
1
FBA_DQS_WP1
2
FBA_DQS_WP2
3
FBA_DQS_WP3
4
FBA_DQS_WP4
5
FBA_DQS_WP5
6
FBA_DQS_WP6
7
FBA_DQS_WP7
FBVDDQ
FBVDDQ
FBA_CMD15 FBA_CMD25 FBA_CMD9 FBA_CMD8
FBA_CMD1 FBA_CMD3 FBA_CMD2 FBA_CMD0 FBA_CMD24 FBA_CMD22 FBA_CMD21 FBA_CMD23 FBA_CMD19 FBA_CMD20 FBA_CMD17 FBA_CMD16 FBA_CMD14
R1
C72
C72 .047UF
.047UF
R2
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
A1
VDD
E1
VDD
J9
VDD
M9
VDD
R1
VDD
A9
VDDQ
C1
VDDQ
C3
VDDQ
C7
VDDQ
C9
VDDQ
E9
VDDQ
G1
VDDQ
G3
VDDQ
G7
VDDQ
G9
VDDQ
J1
VDDL
A3
VSS
E3
VSS
J3
VSS
N1
VSS
P9
VSS
VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ
VSSL
Vref
GND
A7 B2 B8 D2 D8 E7 F2 F8 H2 H8
R80
R80 1K
1K
J7
1%
1%
0402
0402
COMMON
COMMON
FBA_VREF0
J2
R78
R78 1K
1K
1%
1%
0402
0402
COMMON
COMMON
GND
R709
R709 10K
10K
5%
5% 0402
0402 COMMON
COMMON
GND
M9A
M9A
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
FBA_D20 FBA_D21 FBA_D23 FBA_D22
FBA_D17
FBA_D16 FBA_D19 FBA_D18
FBA_DQM2
FBA_D33 FBA_D35 FBA_D32 FBA_D39
FBA_D38 FBA_D34 FBA_D37
D7 B9 D9 C8 D3 C2 B1 D1
B3 B7 A8
H9 G8 H7 F9 H1 H3 G2 F1
F3 F7 E8
COMMON
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
M12B
M12B
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
0 1 2 3 4 5 6 7
32 33 34 35 36 37 38 39
FBA_DQS_WP2 FBA_DQS_RN2
FBA_D36
FBA_DQM4 FBA_DQS_WP4 FBA_DQS_RN4
C GE
FBA_CMD10 FBA_CMD18 FBA_CMD27
FBA_CMD11 FBA_CLK0 FBA_CLK0*
FBA_CMD12
OUT
2/2
2/2
2/2
2/2
M10C
M10C
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
1/2
1/2
K7
RAS
L7
CAS
K3
WE
L8
CS
M8
A<0>
M3
A<1>
M7
A<2>
N2
A<3>
N8
A<4>
N3
A<5>
N7
A<6>
P2
A<7>
P8
A<8>
P3
A<9>
M2
A<10>
P7
A<11>
R2
A<12>
R8
NC/A<13>
R3
NC/A<14>
R7
NC/A<15>
L2
BA<0>
L3
BA<1>
L1
NC/BA<2>
K2
CKE
J8
CLK
K8
CLK
K9
ODT
A2
NC
E2
NC
13
8
FBA_D1
9
FBA_D2
10
FBA_D0
11
FBA_D7
12
FBA_D4
13
FBA_D5
14
FBA_D3
15
FBA_D6
FBA_DQM0 FBA_DQS_WP0 FBA_DQS_RN0
40
FBA_D50
41
FBA_D48
42
FBA_D54
43
FBA_D55
44
FBA_D49
45
FBA_D51
46
FBA_D52
47
FBA_D53
FBA_DQM6 FBA_DQS_WP6 FBA_DQS_RN6
H9 G8 H7
F9 H1 H3 G2
F1
F3
F7 E8
D7 B9 D9 C8 D3 C2 B1 D1
B3 B7 A8
VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ
M10B
M10B
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
M11A
M11A
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
M11C
FBA_CMD15 FBA_CMD25 FBA_CMD9 FBA_CMD8
FBA_CMD1 FBA_CMD3
K7 L7 K3 L8
M8 M3 M7 N2 N8 N3 N7 P2 P8 P3 M2 P7 R2 R8 R3 R7
L2 L3 L1
K2 J8 K8
K9
A2 E2
M11C
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
1/2
1/2
RAS CAS WE CS
A<0> A<1> A<2> A<3> A<4> A<5> A<6> A<7> A<8> A<9> A<10> A<11> A<12> NC/A<13> NC/A<14> NC/A<15>
BA<0> BA<1> NC/BA<2>
CKE CLK CLK
ODT
NC NC
FBA_CMD18
FBVDDQ
A1
VDD
E1
VDD
J9
VDD
M9
VDD
R1
VDD
A9 C1 C3 C7 C9 E9 G1 G3 G7 G9
J1
VDDL
A3
VSS
E3
VSS
J3
VSS
N1
VSS
P9
VSS
GND
A7
VSSQ
B2
VSSQ
B8
VSSQ
D2
VSSQ
D8
VSSQ
E7
VSSQ
F2
VSSQ
F8
VSSQ
H2
VSSQ
H8
VSSQ
J7
VSSL
FBA_VREF0
J2
Vref
13
GND
3,13 3,13
MUST BE PLACED as close as possible to the BGA memory on the line AFTER the MEMORY pin!!
Minimize the stub length!!
C81
C81 .047UF
.047UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
OUT
C575
C575 .01UF
.01UF
25V
25V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
(OPT)
R593
R593
243
243
1%
1% 0402
0402
COMMON
COMMON
(OPT) (OPT)
IN IN
FBVDDQ
FBA_CLK1_TERM
R594
R594
COMMON
COMMON
R585
R585 475
475
15 25
9
8
1
3
FBA_CMD13
13
R582
R582 0
0
5%
5% 0402
0402 COMMON
COMMON
(OPT)
243
243
1%
1%
0402
0402
FBA_CMD4
4 5
FBA_CMD5 FBA_CMD6
6 21
FBA_CMD21 FBA_CMD23
23
FBA_CMD19
19 20
FBA_CMD20 FBA_CMD17
17
FBA_CMD16
16
FBA_CMD14
14
FBA_CMD10
10
FBA_CMD18
18
FBA_CMD27
27
FBA_CMD11
11
FBA_CLK1 FBA_CLK1*
12
FBA_CMD12
GND
FBA_CMD24
M10A
2/2
2/2
2/2
2/2
ASSEMBLY PAGE DETAIL
M10A
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
2/2
2/2
16
FBA_D9
17 18 19 20 21 22 23
FBA_DQS_WP1 FBA_DQS_RN1
48 49 50 51 52 53 54 55
FBA_DQS_WP5 FBA_DQS_RN5
D7
FBA_D10
B9
FBA_D8
D9
FBA_D11
C8
FBA_D15
D3
FBA_D14
C2
FBA_D12
B1
FBA_D13
D1
FBA_DQM1
B3 B7 A8
M12A
M12A
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
FBA_D42 FBA_D40 FBA_D41 FBA_D45 FBA_D46 FBA_D44 FBA_D43 FBA_D47
FBA_DQM5
COMMON
D7
DQ<0>
B9
DQ<1>
D9
DQ<2>
C8
DQ<3>
D3
DQ<4>
C2
DQ<5>
B1
DQ<6>
D1
DQ<7>
B3
DQM
B7
DQS
A8
DQS
P545 BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL FBA Partition
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
24 25 26 27 28 29 30 31
FBA_DQM3FBA_DQM4 FBA_DQS_WP3 FBA_DQS_RN3
2/2
2/2
56
FBA_D56
57
FBA_D57
58
FBA_D58
59
FBA_D59
60 61 62 63
FBA_DQM7 FBA_DQS_WP7 FBA_DQS_RN7
FBA_D27 FBA_D29 FBA_D28 FBA_D26 FBA_D30 FBA_D31 FBA_D24 FBA_D25
FBA_D62 FBA_D61 FBA_D63 FBA_D60
H9 G8 H7 F9 H1 H3 G2 F1
F3 F7 E8
H9 G8 H7 F9 H1 H3 G2 F1
F3 F7 E8
M9B
M9B
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
2/2
2/2
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
M11B
M11B
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
2/2
2/2
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
VDD VDD VDD VDD VDD
VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ
VDDL
VSS VSS VSS VSS VSS
VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ
VSSL
Vref
RP6D
RP6D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP6C
RP6C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP9C
RP9C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP9D
RP9D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
A1 E1 J9 M9 R1
A9 C1 C3 C7 C9 E9 G1 G3 G7 G9
J1
A3 E3 J3 N1 P9
A7 B2 B8 D2 D8 E7 F2 F8 H2 H8
J7
J2
FBA_CMD9
FBA_CMD3
FBA_CMD19
FBA_CMD20
FBA_CMD0
FBA_CMD23
FBVDDQ
FBA_VREF1
FBVDDQ
GND
FBA_CMD27
FBA_CMD21
FBA_CMD8
FBA_CMD17
GND
FBVDDQ
R88
R88 1K
1K
1%
1%
0402
0402
COMMON
COMMON
R91
R91 1K
1K
1%
1%
0402
0402
COMMON
COMMON
GND
RP12D
RP12D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP12C
RP12C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP12B
RP12B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP12A
RP12A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP11A
RP11A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP11B
RP11B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP11C
RP11C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP11D
RP11D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
R1
R2
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
RP2D
RP2D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP2C
RP2C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP1B
RP1B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP1A
RP1A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
RP4A
RP4A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP4B
RP4B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP3B
RP3B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP3A
RP3A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP7A
RP7A
+/-5%
+/-5%
RP7B
RP7B
+/-5%
+/-5%
RP8B
RP8B
+/-5%
+/-5%
RP8A
RP8A
+/-5%
+/-5%
150
150
150
150
150
150
150
150
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
FBVDDQ
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
C74
C74 .047UF
.047UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
GND
FBVDDQ
FBVDDQ
FBA_CMD15 FBA_CMD25 FBA_CMD9 FBA_CMD8
FBA_CMD1
FBA_CMD3 FBA_CMD13 FBA_CMD4 FBA_CMD5 FBA_CMD6
FBA_CMD21
FBA_CMD23
FBA_CMD19
FBA_CMD20
FBA_CMD17
FBA_CMD16
FBA_CMD14
FBA_CMD10
FBA_CMD18
FBA_CMD27
FBA_CMD11
FBA_CLK1
FBA_CLK1*
FBA_CMD12
13
OUT
FBVDDQ
GND
GND
FBVDDQ
GND
GND
M12C
M12C
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
1/2
1/2
K7
RAS
L7
CAS
K3
WE
L8
CS
M8
A<0>
M3
A<1>
M7
A<2>
N2
A<3>
N8
A<4>
N3
A<5>
N7
A<6>
P2
A<7>
P8
A<8>
P3
A<9>
M2
A<10>
P7
A<11>
R2
A<12>
R8
NC/A<13>
R3
NC/A<14>
R7
NC/A<15>
L2
BA<0>
L3
BA<1>
L1
NC/BA<2>
K2
CKE
J8
CLK
K8
CLK
K9
ODT
A2
NC
E2
NC
RP6A
150
RP6A
FBA_CMD2
FBA_CMD4
FBA_CMD5
FBA_CMD1
FBA_CMD13
FBA_CMD6
FBA_CMD22
FBA_CMD14
FBA_CMD25
<Title>
<Title>
<Title>
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date:
Date:
Date:
150
1 8
COMMON
COMMON
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP6B
150
RP6B
150
2 7
COMMON
COMMON
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP5B
150
RP5B
150
2 7
COMMON
COMMON
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP5A
150
RP5A
150
1 8
COMMON
COMMON
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP10D
150
RP10D
150
4 5
COMMON
COMMON
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP10C
150
RP10C
150
3 6
COMMON
COMMON
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP9B
150
RP9B
150
2 7
COMMON
COMMON
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP9A
150
RP9A
150
1 8
COMMON
RPAK_PAR_4_2010
COMMON
RPAK_PAR_4_2010
+/-5%
+/-5%
RP10A
RP10A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP10B
RP10B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP1C
RP1C
FBA_CMD10
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP1D
RP1D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP3D
150
RP3D
150
4 5
COMMON
RPAK_PAR_4_2010
COMMON
RPAK_PAR_4_2010
+/-5%
+/-5%
RP3C
150
RP3C
150
3 6
COMMON
COMMON
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP8C
150
RP8C
150
3 6
COMMON
COMMON
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP8D
150
RP8D
150
4 5
COMMON
COMMON
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP5D
RP5D
FBA_CMD15
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP5C
RP5C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP2B
RP2B
FBA_CMD16
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP2A
RP2A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP7D
150
RP7D
150
4 5
COMMON
COMMON
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP7C
150
RP7C
150
3 6
COMMON
COMMON
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP4C
150
RP4C
150
3 6
COMMON
COMMON
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP4D
150
RP4D
150
4 5
COMMON
COMMON
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
<Doc>
<Doc>
<Doc>
Monday, April 14, 2008
Monday, April 14, 2008
Monday, April 14, 2008
FBVDDQ
A1
VDD
E1
VDD
J9
VDD
M9
VDD
R1
VDD
A9
VDDQ
C1
VDDQ
C3
VDDQ
C7
VDDQ
C9
VDDQ
E9
VDDQ
G1
VDDQ
G3
VDDQ
G7
VDDQ
G9
VDDQ
J1
VDDL
A3
VSS
E3
VSS
J3
VSS
N1
VSS
P9
VSS
A7
VSSQ
B2
VSSQ
B8
VSSQ
D2
VSSQ
D8
VSSQ
E7
VSSQ
F2
VSSQ
F8
VSSQ
H2
VSSQ
H8
VSSQ
J7
VSSL
FBA_VREF1
J2
Vref
FBVDDQ
GND
FBVDDQ
GND
FBVDDQ
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
GND
FBVDDQ
FBVDDQ
GND
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
GND
FBVDDQ
GND
Sheet of
Sheet of
Sheet of
HFDBA
GND
C554
C554 .047UF
.047UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
GND
532
532
532
1
2
3
4
5
<RevCode>
<RevCode>
<RevCode>
www.vinafix.vn
A B C D E F G H
Page6: FBA Partition Decoupling
1
2
1
2
Decoupling for FBA 31..0 Decoupling for FBA 63..32
FBVDDQ
C592
C592
C584
C584
C580
C580
C561
C561
C551
.1UF
.1UF
.1UF
.1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C550
C550 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C591
C591 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C557
C557 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C581
C581 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C556
C556 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C570
C570 1UF
1UF
16V
3
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
.1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C582
C582 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C562
C562 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
C551 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C583
C583 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C826
C826 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
GND
FBVDDQ
C927
C919
C919
C918
C918 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
.1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C920
C920 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
4
C927
C921
C921 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
.1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C924
C924 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C925
C925 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C926
C926 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
GND
FBVDDQ
C553
C553 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C558
C558 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C578
C578 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
PLACE NEAR MEMORY FBVDDQ PINSPLACE NEAR MEMORY FBVDDQ PINS
C829
C827
C827 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
C590
C590 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C568
C568 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C828
C828 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
C829 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
3
C565
C565 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C559
C559 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C555
C555 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
C586
C586 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C560
C560 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C573
C573 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
C585
C585 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C587
C587 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C589
C589 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
GND
4
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
C GE
www.vinafix.vn
ASSEMBLY PAGE DETAIL
P545 BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL FBA Partition Decoupling
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
<Title>
<Title>
<Title>
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
<Doc>
<Doc>
<Doc>
Date:
Date:
Date:
Monday, April 14, 2008
Monday, April 14, 2008
Monday, April 14, 2008
Sheet of
Sheet of
Sheet of
HFDBA
632
632
632
5
<RevCode>
<RevCode>
<RevCode>
A B C D E F G H
Page7: FBB Partition
M14C
M14C
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
R639
R639 10K
10K
5%
5% 0402
0402 COMMON
COMMON
COMMON
1/2
1/2
K7
RAS
L7
CAS
K3
WE
L8
CS
M8
A<0>
M3
A<1>
M7
A<2>
N2
A<3>
N8
A<4>
N3
A<5>
N7
A<6>
P2
A<7>
P8
A<8>
P3
A<9>
M2
A<10>
P7
A<11>
R2
A<12>
R8
NC/A<13>
R3
NC/A<14>
R7
NC/A<15>
L2
BA<0>
L3
BA<1>
L1
NC/BA<2>
K2
CKE
J8
CLK
K8
CLK
K9
ODT
A2
NC
E2
NC
1
2
13
OUT
C601
C601 .01UF
.01UF
25V
25V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
(OPT)
R604
R604
243
243
GND
1%
1%
0402
0402
COMMON
COMMON
(OPT) (OPT)
3,13
IN
3,13
IN
MUST BE PLACED as close as possible to the BGA memory on the line AFTER the MEMORY pin!!
Minimize the stub length!!
15
FBB_CMD15
25
FBB_CMD25
9
3
FBB_CMD27
FBB_CMD9
8
FBB_CMD8
1
FBB_CMD1
3
FBB_CMD3
2
FBB_CMD2
0
FBB_CMD0 FBB_CMD24
24 22
FBB_CMD22
21
FBB_CMD21
23
FBB_CMD23
19
FBB_CMD19
20
FBB_CMD20
17
FBB_CMD17
16
FBB_CMD16
14
FBB_CMD14
10
FBB_CMD10
18
FBB_CMD18
27
FBB_CMD27
11
FBB_CMD11 FBB_CLK0 FBB_CLK0*
FBB_CMD12
12
FBVDDQ
R608
R608 0
0
5%
5% 0402
0402 COMMON
COMMON
(OPT) (OPT)
FBB_CLK0_TERM
R606
R606
243
243
1%
1% 0402
0402
COMMON
COMMON
R586
R586 475
475
GND
FBB_CMD[6..0]
FBB_CMD[6..0]
FBB_CMD[25..8]
FBB_D[63..0]
3
3
FBB_DQM[7..0]
FBB_DQS_RN[7..0]
FBB_DQS_WP[7..0]
FBB_CMD11
0
FBB_DQM0
1
FBB_DQM1
2
FBB_DQM2
3
FBB_DQM3
4 5
FBB_DQM5
6
FBB_DQM6
7
FBB_DQM7
0
FBB_DQS_RN0
1
FBB_DQS_RN1
2
FBB_DQS_RN2
3
FBB_DQS_RN3
4
FBB_DQS_RN4
5
FBB_DQS_RN5
6
FBB_DQS_RN6
7
FBB_DQS_RN7
0
FBB_DQS_WP0
1
FBB_DQS_WP1
2
FBB_DQS_WP2
3
FBB_DQS_WP3
4
FBB_DQS_WP4
5
FBB_DQS_WP5
6
FBB_DQS_WP6
7
FBB_DQS_WP7
FBB_CMD0 FBB_CMD1 FBB_CMD2 FBB_CMD3 FBB_CMD4 FBB_CMD5 FBB_CMD6
FBB_CMD8 FBB_CMD9 FBB_CMD10
3
FBB_CMD11 FBB_CMD12 FBB_CMD13 FBB_CMD14 FBB_CMD15 FBB_CMD16 FBB_CMD17 FBB_CMD18 FBB_CMD19 FBB_CMD20 FBB_CMD21 FBB_CMD22 FBB_CMD23 FBB_CMD24 FBB_CMD25
4
FBB_CMD[25..8]
3,13
3,13
3,13
3,13
BI
BI
BI
BI
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
FBVDDQ
FBVDDQ
1%
1%
1%
1%
15 25
9 8
1 3 2 0 24 22 21 23 19 20 17 16 14
R1
OUT
C62
C62 .047UF
.047UF
R2
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
A1
VDD
E1
VDD
J9
VDD
M9
VDD
R1
VDD
A9
VDDQ
C1
VDDQ
C3
VDDQ
C7
VDDQ
C9
VDDQ
E9
VDDQ
G1
VDDQ
G3
VDDQ
G7
VDDQ
G9
VDDQ
J1
VDDL
A3
VSS
E3
VSS
J3
VSS
GND
N1
VSS
P9
VSS
A7
VSSQ
B2
VSSQ
B8
VSSQ
D2
VSSQ
D8
VSSQ
E7
VSSQ
F2
VSSQ
F8
VSSQ
H2
VSSQ VSSQ
VSSL
Vref
R74
R74
H8
1K
1K
J7
0402
0402
COMMON
COMMON
FBB_VREF0
J2
R75
R75 1K
1K
0402
0402
COMMON
COMMON
FBB_CMD15 FBB_CMD25 FBB_CMD9 FBB_CMD8
FBB_CMD1 FBB_CMD3 FBB_CMD2 FBB_CMD0 FBB_CMD24 FBB_CMD22 FBB_CMD21 FBB_CMD23 FBB_CMD19 FBB_CMD20 FBB_CMD17 FBB_CMD16 FBB_CMD14
FBB_CMD10 FBB_CMD18 FBB_CMD27
FBB_CMD11 FBB_CLK0 FBB_CLK0*
FBB_CMD12
13
K7 L7 K3 L8
M8 M3 M7 N2 N8 N3 N7 P2 P8 P3 M2 P7 R2 R8 R3 R7
L2 L3 L1
K2 J8 K8
K9
A2 E2
M15C
M15C
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
1/2
1/2
RAS CAS WE CS
A<0> A<1> A<2> A<3> A<4> A<5> A<6> A<7> A<8> A<9> A<10> A<11> A<12> NC/A<13> NC/A<14> NC/A<15>
BA<0> BA<1> NC/BA<2>
CKE CLK CLK
ODT
NC NC
VDD VDD VDD VDD VDD
VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ
VDDL
VSS VSS VSS VSS VSS
VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ
VSSL
Vref
GND
R643
R643 10K
10K
5%
5% 0402
0402 COMMON
COMMON
GND
M14A
M14A
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
2/2
2/2
0 1 2 3 4 5 6 7
32 33 34 35 36 37 38 39
FBB_DQS_WP5 FBB_DQS_RN5
FBB_D0 FBB_D1 FBB_D2 FBB_D3
FBB_D5
FBB_DQM0 FBB_DQS_WP0 FBB_DQS_RN0
FBB_D6
FBB_D7 FBB_D4
FBB_D40 FBB_D42 FBB_D41 FBB_D43 FBB_D47 FBB_D44 FBB_D45 FBB_D46
FBB_DQM5
D7 B9 D9 C8 D3 C2 B1 D1
B3 B7 A8
H9 G8 H7
F9 H1 H3 G2
F1
F3
F7 E8
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
M17B
M17B
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
8
FBB_D21 FBB_D23 FBB_D22 FBB_D20 FBB_D16 FBB_D19 FBB_D17 FBB_D18
FBB_DQM2
FBB_D54 FBB_D53 FBB_D55 FBB_D52 FBB_D48 FBB_D49 FBB_D51 FBB_D50
FBB_DQM6
H9 G8 H7
F9 H1 H3 G2
F1
F3
F7 E8
H9 G8 H7
F9 H1 H3 G2
F1
F3
F7 E8
9 10 11 12 13 14 15
FBB_DQS_WP2 FBB_DQS_RN2
2/2
2/2
40 41 42 43 44 45 46 47
FBB_DQS_WP6 FBB_DQS_RN6
C GE
FBVDDQ
A1 E1 J9 M9 R1
A9 C1 C3 C7 C9 E9 G1 G3 G7 G9
J1
A3 E3 J3 N1 P9
A7 B2 B8 D2 D8 E7 F2 F8 H2 H8
J7
FBB_VREF0
J2
M15B
M15B
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
M16B
M16B
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
GND
GND
2/2
2/2
2/2
2/2
ASSEMBLY PAGE DETAIL
15 25
R576
R576 0
0
5%
5% 0402
0402 COMMON
COMMON
R588
R588 243
243
1%
1% 0402
0402 COMMON
COMMON
24 25 26 27 28 29 30 31
FBB_DQS_WP1 FBB_DQS_RN1
56 57 58 59 60 61 62 63
FBB_DQS_WP4 FBB_DQS_RN4
9 8
1 3 13 4 5
21 23 19 20 17 16
10 18 27
11
FBVDDQ
13
OUT
C569
C569 .01UF
.01UF
25V
25V
10%
10% X7R
X7R
FBB_CLK1_TERM
0402
0402
COMMON
COMMON
(OPT)
R592
R592 243
243
1%
1%
GND
0402
0402 COMMON
COMMON
(OPT) (OPT)
3,13
IN
3,13
IN
MUST BE PLACED as close as possible to the BGA memory on the line AFTER the MEMORY pin!!
Minimize the stub length!!
C70
C70 .047UF
.047UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
16
FBB_D28
17
FBB_D29
18
FBB_D31
19
FBB_D30
20
FBB_D25
21
FBB_D26
22
FBB_D27
23
FBB_D24
FBB_DQM3 FBB_DQS_WP3 FBB_DQS_RN3
48
FBB_D63
49
FBB_D59
50
FBB_D61
51
FBB_D62
52
FBB_D57
53
FBB_D58
54
FBB_D60
55
FBB_D56
FBB_DQM7 FBB_DQS_WP7 FBB_DQS_RN7
P545 BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL FBB Partition
D7 B9 D9 C8 D3 C2 B1 D1
B3 B7 A8
D7 B9 D9 C8 D3 C2 B1 D1
B3 B7 A8
R587
R587 475
475
M15A
M15A
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
2/2
2/2
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
M16A
M16A
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
2/2
2/2
6
14
FBB_CLK1 FBB_CLK1*
12
FBB_CMD15 FBB_CMD25 FBB_CMD9 FBB_CMD8
FBB_CMD1 FBB_CMD3 FBB_CMD13 FBB_CMD4 FBB_CMD5 FBB_CMD6 FBB_CMD21 FBB_CMD23 FBB_CMD19 FBB_CMD20 FBB_CMD17 FBB_CMD16 FBB_CMD14
FBB_CMD10 FBB_CMD18 FBB_CMD27
FBB_CMD11
FBB_CMD12
FBB_D8 FBB_D11 FBB_D10 FBB_D12 FBB_D13 FBB_D15 FBB_D14 FBB_D9
FBB_DQM1FBB_DQM4
FBB_D34 FBB_D33 FBB_D32 FBB_D35 FBB_D38 FBB_D39 FBB_D36 FBB_D37
FBB_DQM4
K7
L7
K3
L8
M8 M3 M7 N2 N8 N3 N7 P2 P8 P3 M2
P7 R2 R8 R3 R7
L2 L3 L1
K2 J8 K8
K9
A2 E2
H9 G8 H7 F9 H1 H3 G2
F1 F3
F7 E8
D7 B9 D9 C8 D3 C2 B1 D1
B3 B7 A8
M16C
M16C
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
RAS CAS WE CS
A<0> A<1> A<2> A<3> A<4> A<5> A<6> A<7> A<8> A<9> A<10> A<11> A<12> NC/A<13> NC/A<14> NC/A<15>
BA<0> BA<1> NC/BA<2>
CKE CLK CLK
ODT
NC NC
M14B
M14B
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
2/2
2/2
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
M17A
M17A
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
2/2
2/2
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
1/2
1/2
FBB_CMD14
FBB_CMD6
A1
VDD
E1
VDD
J9
VDD
M9
VDD
R1
VDD
A9
VDDQ
C1
VDDQ
C3
VDDQ
C7
VDDQ
C9
VDDQ
E9
VDDQ
G1
VDDQ
G3
VDDQ
G7
VDDQ
G9
VDDQ
J1
VDDL
A3
VSS
E3
VSS
J3
VSS
N1
VSS
P9
VSS
A7
VSSQ
B2
VSSQ
B8
VSSQ
D2
VSSQ
D8
VSSQ
E7
VSSQ
F2
VSSQ
F8
VSSQ
H2
VSSQ
H8
VSSQ
J7
VSSL
J2
Vref
RP18D
RP18D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP18C
RP18C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP21C
RP21C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP21D
RP21D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
FBVDDQ
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
FBB_CMD4
FBB_CMD1
FBB_VREF1
FBVDDQ
FBB_CMD19
FBB_CMD9
FBB_CMD13
FBB_CMD17
FBB_CMD24
GND
FBVDDQ
R87
R87 1K
1K
1%
1%
0402
0402
COMMON
COMMON
R86
R86 1K
1K
1%
1%
0402
0402
COMMON
COMMON
GND
GND
FBB_CMD23
FBB_CMD10
FBB_CMD27
R1
R2
RP24D
RP24D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP24C
RP24C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP24B
RP24B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP24A
RP24A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP23A
RP23A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP23B
RP23B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP23C
RP23C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP23D
RP23D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
2 7 1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP19A
RP19A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP19B
RP19B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP20B
RP20B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP20A
RP20A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
M17C
M17C
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
FBB_CLK1 FBB_CLK1*
K7 L7 K3 L8
M8 M3 M7 N2 N8 N3 N7 P2 P8 P3 M2 P7 R2 R8 R3 R7
L2 L3 L1
K2 J8 K8
K9
A2 E2
COMMON
RAS CAS WE CS
A<0> A<1> A<2> A<3> A<4> A<5> A<6> A<7> A<8> A<9> A<10> A<11> A<12> NC/A<13> NC/A<14> NC/A<15>
BA<0> BA<1> NC/BA<2>
CKE CLK CLK
ODT
NC NC
FBB_CMD15
FBB_CMD8
15
FBB_CMD15 FBB_CMD25
25
FBB_CMD9
9
FBB_CMD8
8
FBB_CMD1
1
FBB_CMD3
3
FBB_CMD13
13
FBB_CMD4
4
FBB_CMD5
5
6
FBB_CMD6 FBB_CMD21
21
FBB_CMD23
23
FBB_CMD19
19
FBB_CMD20
20
FBB_CMD17
17
FBB_CMD16
16
14
FBB_CMD14
FBB_CMD10
10
FBB_CMD18
18
FBB_CMD27
27
FBB_CMD11
11
12
FBB_CMD12
13
OUT
C77
C77 .047UF
.047UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
FBVDDQ
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
GND
FBVDDQ GND
RP14D
150
RP14D
150
COMMON
COMMON
+/-5%
+/-5%
RP14C
150
RP14C
150
COMMON
COMMON
+/-5%
+/-5%
RP13B
150
RP13B
150
COMMON
COMMON
+/-5%
+/-5%
RP13A
150
RP13A
150
COMMON
COMMON
+/-5%
+/-5%
GND
FBVDDQ
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
GND
FBVDDQ
RP16A
150
RP16A
150
COMMON
COMMON
+/-5%
+/-5%
RP16B
150
RP16B
150
COMMON
COMMON
+/-5%
+/-5%
RP15B
150
RP15B
150
COMMON
COMMON
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP15A
150
RP15A
150
COMMON
COMMON
+/-5%
+/-5%
GND
FBVDDQ
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
GND
FBVDDQ
1/2
1/2
FBB_CMD0
FBB_CMD3
FBB_CMD5
FBB_CMD16
FBB_CMD20
FBB_CMD18
FBB_CMD2
FBB_CMD22
FBB_CMD25
FBB_CMD21
RP18A
RP18A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP18B
RP18B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP17B
RP17B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP17A
RP17A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP22D
RP22D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP22C
RP22C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP21B
RP21B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP21A
RP21A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP15D
RP15D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP15C
RP15C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP20C
RP20C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP20D
RP20D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP19D
RP19D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP19C
RP19C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP16C
RP16C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP16D
RP16D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
VDD VDD VDD VDD VDD
VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ
VDDL
VSS VSS VSS VSS VSS
VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ
VSSL
Vref
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
RP22A
RP22A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP22B
RP22B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP13C
RP13C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP13D
RP13D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
RP17D
RP17D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP17C
RP17C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP14B
RP14B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP14A
RP14A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
A1 E1 J9 M9 R1
A9 C1 C3 C7 C9 E9 G1 G3 G7 G9
J1
A3 E3 J3 N1 P9
A7 B2 B8 D2 D8 E7 F2 F8 H2 H8
J7
J2
FBVDDQ
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
FBVDDQ
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
FBVDDQ
GND
FBVDDQ
FBB_VREF1
GND
FBVDDQ
GND
FBVDDQ
GND
C75
C75 .047UF
.047UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
GND
GND
GND
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
<Title>
<Title>
<Title>
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
<Doc>
<Doc>
<Doc>
Date:
Monday, April 14, 2008
Date:
Monday, April 14, 2008
Date:
Monday, April 14, 2008
Sheet of
Sheet of
Sheet of
HFDBA
1
2
3
4
5
<RevCode>
<RevCode>
<RevCode>
732
732
732
www.vinafix.vn
A B C D E F G H
Page8: FBB Partition Decoupling
1
2
1
2
Decoupling for FBB 63..32Decoupling for FBB 31..0
FBVDDQ
C599
C599
C606
C606
C607
C607
C604
C604
C600
C600
C909
.1UF
.1UF
.1UF
.1UF
.1UF
.1UF
.1UF
16V
16V
16V
16V
10%
10%
10%
10%
X7R
X7R
X7R
X7R
0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
C597
C597
C595
C595
.1UF
.1UF
.1UF
.1UF
16V
16V
16V
16V
10%
10%
10%
10%
X7R
X7R
X7R
X7R
0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
C605
C605
C608
C608 1UF
1UF
1UF
1UF
16V
16V
16V
16V
10%
10%
10%
3
10% X5R
X5R
0603
0603
COMMON
COMMON
X5R
X5R
0603
0603
COMMON
COMMON
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C598
C598 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C602
C602 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C603
C603 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C594
C594 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
.1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C596
C596 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C830
C830 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
C909 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
GND
FBVDDQ
C566
C566 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C576
C576 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C563
C563 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
PLACE NEAR MEMORY FBVDDQ PINSPLACE NEAR MEMORY FBVDDQ PINS
C564
C564
C588
C588
C571
C571
C567
C567
C910
.1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C572
C572 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C577
C577 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
.1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C552
C552 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C579
C579 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
.1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C549
C549 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C593
C593 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
.1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C548
C548 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C831
C831 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
C910 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
3
GND
4
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
C GE
www.vinafix.vn
ASSEMBLY PAGE DETAIL
P545 BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL FBB Partion Decoupling
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
<Title>
<Title>
<Title>
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
<Doc>
<Doc>
<Doc>
Date:
Date:
Date:
Monday, April 14, 2008
Monday, April 14, 2008
Monday, April 14, 2008
Sheet of
Sheet of
Sheet of
HFDBA
832
832
832
4
5
<RevCode>
<RevCode>
<RevCode>
A B C D E F G H
Page9: FBC Partition
M18C
M18C
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
FBC_CMD18 FBC_CMD27
R646
R646 10K
10K
5%
5% 0402
0402 COMMON
COMMON
COMMON
1/2
1/2
K7
RAS
L7
CAS
K3
WE
L8
CS
M8
A<0>
M3
A<1>
M7
A<2>
N2
A<3>
N8
A<4>
N3
A<5>
N7
A<6>
P2
A<7>
P8
A<8>
P3
A<9>
M2
A<10>
P7
A<11>
R2
A<12>
R8
NC/A<13>
R3
NC/A<14>
R7
NC/A<15>
L2
BA<0>
L3
BA<1>
L1
NC/BA<2>
K2
CKE
J8
CLK
K8
CLK
K9
ODT
A2
NC
E2
NC
1
2
13
OUT
C775
C775 .01UF
.01UF
25V
25V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
(OPT)
R654
R654
243
243
GND
0402
0402
COMMON
COMMON
(OPT) (OPT)
4,13
IN
4,13
IN
MUST BE PLACED as close as possible to the BGA memory on the line AFTER the MEMORY pin!!
Minimize the stub length!!
FBC_CLK0_TERM
1%
1%
FBVDDQ
R589
R589 475
475
COMMON
COMMON
R655
R655 0
0
5%
5% 0402
0402 COMMON
COMMON
(OPT)
R648
R648
15
FBC_CMD15
25
FBC_CMD25 FBC_CMD9
9
8
FBC_CMD8 FBC_CMD1
1
FBC_CMD3
3
2
FBC_CMD2 FBC_CMD0
0 24
FBC_CMD24
22
FBC_CMD22 FBC_CMD21
21
FBC_CMD23
23 19
FBC_CMD19 FBC_CMD20
20
FBC_CMD17
17
16
FBC_CMD16
14
FBC_CMD14
FBC_CMD10
10
18
243
243
1%
1% 0402
0402
4
FBC_CMD27
11
12
27
FBC_CMD11 FBC_CLK0 FBC_CLK0*
FBC_CMD12
GND
FBC_CMD[6..0]
FBC_CMD0 FBC_CMD1 FBC_CMD2 FBC_CMD3 FBC_CMD4 FBC_CMD5 FBC_CMD6
FBC_CMD8
3
FBC_CMD9 FBC_CMD10 FBC_CMD11
FBC_CMD12
FBC_CMD13
FBC_CMD14
FBC_CMD15
FBC_CMD16
FBC_CMD17
FBC_CMD18 FBC_CMD19
FBC_CMD20 FBC_CMD21 FBC_CMD22 FBC_CMD23 FBC_CMD24
FBC_CMD25
4
0 1 2 3 4 5 6
FBC_CMD[25..8]
8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
4,13
BI
4,13
BI
4,13
BI
4,13
BI
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
FBC_D[63..0]
FBC_DQM[7..0]
FBC_DQS_RN[7..0]
FBC_DQS_WP[7..0]
FBC_CMD[6..0]
FBC_CMD[25..8]
0 1 2 3 4 5 6 7
0 1 2 3 4 5 6 7
0 1 2 3 4 5 6 7
4
4
FBC_DQM0 FBC_DQM1 FBC_DQM2 FBC_DQM3
FBC_DQM5 FBC_DQM6 FBC_DQM7
FBC_DQS_RN0 FBC_DQS_RN1 FBC_DQS_RN2 FBC_DQS_RN3 FBC_DQS_RN4 FBC_DQS_RN5 FBC_DQS_RN6 FBC_DQS_RN7
FBC_DQS_WP0 FBC_DQS_WP1 FBC_DQS_WP2 FBC_DQS_WP3 FBC_DQS_WP4 FBC_DQS_WP5 FBC_DQS_WP6 FBC_DQS_WP7
FBC_CMD11
FBVDDQ
15
C51
C51 .047UF
.047UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
FBC_CMD15
25
FBC_CMD25 FBC_CMD9
9 8
FBC_CMD8 FBC_CMD1
1
FBC_CMD3
3
2
FBC_CMD2 FBC_CMD0
0 24
FBC_CMD24
22
FBC_CMD22 FBC_CMD21
21
FBC_CMD23
23 19
FBC_CMD19 FBC_CMD20
20
FBC_CMD17
17 16
FBC_CMD16
14
FBC_CMD14
FBC_CMD10
10
FBC_CMD18
18 27
FBC_CMD27
11
FBC_CMD11 FBC_CLK0 FBC_CLK0*
FBC_CMD12
12
13
OUT
A1
VDD
E1
VDD
J9
VDD
M9
VDD
R1
VDD
A9
VDDQ
C1
VDDQ
C3
VDDQ
C7
VDDQ
C9
VDDQ
E9
VDDQ
G1
VDDQ
G3
VDDQ
G7
VDDQ
G9
VDDQ
J1
VDDL
A3
VSS
E3
VSS
J3
VSS
N1
VSS
P9
VSS
VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ
VSSL
Vref
GND
A7 B2 B8 D2
FBVDDQ
D8 E7 F2 F8 H2
R64
R64
H8
1K
1K
R1
1%
1%
J7
0402
0402
COMMON
COMMON
FBC_VREF0
J2
R66
R66 1K
1K
R2
1%
1%
0402
0402
COMMON
COMMON
GND
R650
R650 10K
10K
5%
5% 0402
0402 COMMON
COMMON
GND
M18A
M18A
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
2/2
0 1 2 3 4 5 6 7
32 33 34 35 36 37 38 39
FBC_DQS_WP5 FBC_DQS_RN5
FBC_DQS_WP3 FBC_DQS_RN3
FBC_D47 FBC_D45 FBC_D46 FBC_D44 FBC_D40 FBC_D41 FBC_D42 FBC_D43
FBC_DQM5
FBC_D25 FBC_D27 FBC_D24 FBC_D26 FBC_D31 FBC_D29 FBC_D30 FBC_D28
FBC_DQM3
D7 B9 D9 C8 D3 C2 B1 D1
B3 B7 A8
H9 G8 H7
F9 H1 H3 G2
F1
F3
F7 E8
2/2
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
M21B
M21B
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
2/2
2/2
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
C GE
8 9 10 11 12 13 14 15
40 41 42 43 44 45 46 47
FBC_DQS_WP4 FBC_DQS_RN4
M19C
M19C
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
K7
RAS
L7
CAS
K3
WE
L8
CS
M8
A<0>
M3
A<1>
M7
A<2>
N2
A<3>
N8
A<4>
N3
A<5>
N7
A<6>
P2
A<7>
P8
A<8>
P3
A<9>
M2
A<10>
P7
A<11>
R2
A<12>
R8
NC/A<13>
R3
NC/A<14>
R7
NC/A<15>
L2
BA<0>
L3
BA<1>
L1
NC/BA<2>
K2
CKE
J8
CLK
K8
CLK
K9
ODT
A2
NC
E2
NC
FBC_DQM1 FBC_DQS_WP1 FBC_DQS_RN1
FBC_D9 FBC_D15 FBC_D8 FBC_D12 FBC_D10 FBC_D11 FBC_D13 FBC_D14
FBC_D36 FBC_D37 FBC_D38 FBC_D39 FBC_D35 FBC_D33 FBC_D34 FBC_D32
FBC_DQM4
1/2
1/2
VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ
M19B
M19B
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
H9
DQ<0>
G8
DQ<1>
H7
DQ<2>
F9
DQ<3>
H1
DQ<4>
H3
DQ<5>
G2
DQ<6>
F1
DQ<7>
F3
DQM
F7
DQS
E8
DQS
M21A
M21A
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
D7
DQ<0>
B9
DQ<1>
D9
DQ<2>
C8
DQ<3>
D3
DQ<4>
C2
DQ<5>
B1
DQ<6>
D1
DQ<7>
B3
DQM
B7
DQS
A8
DQS
M20C
M18B
M18B
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
2/2
2/2
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
M20B
M20B
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
2/2
2/2
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
K7 L7 K3 L8
M8 M3 M7 N2 N8 N3 N7 P2 P8 P3 M2 P7 R2 R8 R3 R7
L2 L3 L1
K2 J8 K8
K9
A2 E2
M20C
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
1/2
1/2
RAS CAS WE CS
A<0> A<1> A<2> A<3> A<4> A<5> A<6> A<7> A<8> A<9> A<10> A<11> A<12> NC/A<13> NC/A<14> NC/A<15>
BA<0> BA<1> NC/BA<2>
CKE CLK CLK
ODT
NC NC
FBC_CMD27
FBC_CMD22
RP30D
RP30D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP30C
RP30C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP33C
RP33C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP33D
RP33D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
FBC_CMD21
FBC_CMD19
VDD VDD VDD VDD VDD
VDDL
VSS VSS VSS VSS VSS
VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ
VSSL
Vref
FBC_CMD13
FBC_CMD2
FBC_CMD15
FBC_CMD17
FBC_CMD18
FBC_CMD5
A1 E1 J9 M9 R1
A9 C1 C3 C7 C9 E9 G1 G3 G7 G9
J1
A3 E3 J3 N1 P9
A7 B2 B8 D2 D8 E7 F2 F8 H2 H8
J7
J2
FBVDDQ
GND
FBC_CMD9
FBC_CMD24
FBVDDQ
FBC_VREF1
RP36D
RP36D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP36C
RP36C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP36B
RP36B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP36A
RP36A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP35A
RP35A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP35B
RP35B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP35C
RP35C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
4 5
GND
FBVDDQ
R70
R70 1K
1K
1%
1%
0402
0402
COMMON
COMMON
R68
R68
1K
1K
1%
1%
0402
0402
COMMON
COMMON
GND
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
RP35D
RP35D
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP31A
RP31A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP31B
RP31B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP32B
RP32B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP32A
RP32A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
15
FBC_CMD15 FBC_CMD25
25
9
FBC_CMD9 FBC_CMD8
8
1
FBC_CMD1 FBC_CMD3
3
FBC_CMD13
13
4
FBC_CMD4
5
FBC_CMD5 FBC_CMD6
6
FBC_CMD21
21
FBC_CMD23
23
FBC_CMD19
19
FBC_CMD20
20
17
FBC_CMD17 FBC_CMD16
16
FBC_CMD14
14
FBC_CMD10
10
FBC_CMD18
18
27
FBC_CMD27
FBC_CMD11
11
FBC_CLK1 FBC_CLK1*
FBC_CMD12
12
R1
13
OUT
C55
C55 .047UF
.047UF
R2
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
FBVDDQ
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
GND
FBVDDQ GND
RP26D
150
RP26D
150
COMMON
COMMON
+/-5%
+/-5%
RP26C
150
RP26C
150
COMMON
COMMON
+/-5%
+/-5%
RP25B
150
RP25B
150
COMMON
COMMON
+/-5%
+/-5%
RP25A
150
RP25A
150
COMMON
COMMON
+/-5%
+/-5%
GND
FBVDDQ
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
GND
FBVDDQ
RP28A
150
RP28A
150
COMMON
COMMON
+/-5%
+/-5%
RP28B
150
RP28B
150
COMMON
COMMON
+/-5%
+/-5%
RP27B
150
RP27B
150
COMMON
COMMON
+/-5%
+/-5%
RP27A
150
RP27A
150
COMMON
COMMON
+/-5%
+/-5%
GND
FBVDDQ
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
GND
FBVDDQ
15
R617
R617 243
243
1%
1% 0402
0402 COMMON
COMMON
25 9
8
1
3 13 4 5 6 21 23 19 20 17 16 14
10 18 27
11
12
FBC_CMD15 FBC_CMD25 FBC_CMD9 FBC_CMD8
FBC_CMD1 FBC_CMD3 FBC_CMD13 FBC_CMD4 FBC_CMD5 FBC_CMD6 FBC_CMD21 FBC_CMD23 FBC_CMD19 FBC_CMD20 FBC_CMD17 FBC_CMD16 FBC_CMD14
FBC_CMD10 FBC_CMD18 FBC_CMD27
FBC_CMD11 FBC_CLK1 FBC_CLK1*
FBC_CMD12
A1
VDD
E1
VDD
J9
VDD
M9
VDD
R1
VDD
A9 C1 C3 C7 C9 E9 G1 G3 G7 G9
J1
VDDL
A3
VSS
E3
VSS
J3
VSS
N1
VSS
P9
VSS
VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ
VSSL
GND
A7 B2 B8 D2 D8 E7 F2 F8 H2 H8
J7
FBC_VREF0
J2
Vref
MUST BE PLACED as close as possible to the BGA memory on the line AFTER the MEMORY pin!!
Minimize the stub length!!
C50
C50 .047UF
.047UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
13
FBVDDQ
R614
R614 0
0
5%
5% 0402
0402 COMMON
(OPT)
C631
C631 .01UF
.01UF
25V
25V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
IN IN
COMMON
(OPT)
FBC_CLK1_TERM
R613
R613 243
243
1%
1% 0402
0402 COMMON
COMMON
(OPT) (OPT)
R590
R590 475
475
OUT
GND
4,13 4,13
GND
M19A
M19A
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
2/2
2/2
16 17 18 19 20 21 22 23
FBC_DQM2 FBC_DQS_WP2 FBC_DQS_RN2
2/2
2/2
48 49 50 51 52 53 54 55
FBC_DQS_WP7 FBC_DQS_RN7
ASSEMBLY PAGE DETAIL
COMMON
2/2
2/2
M20A
M20A
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
2/2
2/2
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
24 25 26 27 28 29 30 31
FBC_DQS_WP0 FBC_DQS_RN0
56 57 58 59 60 61 62 63
FBC_DQS_WP6 FBC_DQS_RN6
FBC_D3 FBC_D1 FBC_D2 FBC_D0 FBC_D7 FBC_D6 FBC_D5 FBC_D4
FBC_DQM0FBC_DQM4
FBC_D50 FBC_D51 FBC_D48 FBC_D49 FBC_D55 FBC_D54 FBC_D52 FBC_D53
FBC_DQM6
H9 G8 H7 F9 H1 H3 G2 F1
F3 F7 E8
H9 G8 H7 F9 H1 H3 G2 F1
F3 F7 E8
FBC_D23
D7
DQ<0>
FBC_D20
B9
DQ<1>
FBC_D22
D9
DQ<2>
FBC_D21
C8
DQ<3>
FBC_D19
D3
DQ<4>
FBC_D17
C2
DQ<5>
FBC_D16
B1
DQ<6>
FBC_D18
D1
DQ<7>
B3
DQM
B7
DQS
A8
DQS
FBC_D59
D7
FBC_D60
B9
FBC_D56
D9
FBC_D58
C8
FBC_D62
D3
FBC_D63
C2
FBC_D57
B1
FBC_D61
D1
FBC_DQM7
B3 B7 A8
P545 BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL FBC Partition
M21C
M21C
BGA_0084_P080_140X120
BGA_0084_P080_140X120 COMMON
COMMON
1/2
1/2
K7 L7 K3 L8
M8 M3 M7 N2 N8 N3 N7 P2 P8 P3 M2 P7 R2 R8 R3 R7
L2 L3 L1
K2 J8 K8
K9
A2 E2
FBC_CMD23
FBC_CMD0
FBC_CMD14
FBC_CMD20
FBC_CMD25
RAS CAS WE CS
A<0> A<1> A<2> A<3> A<4> A<5> A<6> A<7> A<8> A<9> A<10> A<11> A<12> NC/A<13> NC/A<14> NC/A<15>
BA<0> BA<1> NC/BA<2>
CKE CLK CLK
ODT
NC NC
FBC_CMD8
FBC_CMD16
FBC_CMD10
FBC_CMD1
FBC_CMD6
RP34D
RP34D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP34C
RP34C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP33B
RP33B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP33A
RP33A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
FBC_CMD4
FBC_CMD3
RP30A
RP30A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP30B
RP30B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP29B
RP29B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP29A
RP29A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
RP27D
RP27D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP27C
RP27C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP32C
RP32C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP32D
RP32D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP31D
RP31D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP31C
RP31C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP28C
RP28C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP28D
RP28D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
RP34A
RP34A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP34B
RP34B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP25C
RP25C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP25D
RP25D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
VDD VDD VDD VDD VDD
VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ
VDDL
VSS VSS VSS VSS VSS
VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ
VSSL
Vref
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
FBVDDQ
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
150
150
COMMON
COMMON
+/-5%
+/-5%
FBVDDQ
RP29D
RP29D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP29C
RP29C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP26B
RP26B
2 7
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
RP26A
RP26A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
+/-5%
+/-5%
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
COMMON
COMMON
150
150
150
150
150
150
150
150
FBVDDQ
GND
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
FBVDDQ
A1 E1 J9 M9 R1
A9 C1 C3 C7 C9 E9 G1 G3 G7 G9
J1
A3 E3 J3 N1 P9
A7 B2 B8 D2 D8 E7 F2 F8 H2 H8
J7
FBC_VREF1
J2
GND
FBVDDQ
GND
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
<Title>
<Title>
<Title>
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
<Doc>
<Doc>
<Doc>
Date:
Monday, April 14, 2008
Date:
Monday, April 14, 2008
Date:
Monday, April 14, 2008
FBVDDQ
GND
GND
FBVDDQ
GND
HFDBA
GND
C56
C56 .047UF
.047UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
932
932
932
Sheet of
Sheet of
Sheet of
1
2
3
4
5
<RevCode>
<RevCode>
<RevCode>
www.vinafix.vn
A B C D E F G H
Page10: FBC Partition
1
2
3
Decoupling for FBC 31..0
FBVDDQ
C783
C783
C767
C767
.1UF
.1UF
.1UF
.1UF
16V
16V
16V
16V
10%
10%
10%
10% X7R
X7R
X7R
X7R
0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
C792
C792
C752
C752
.1UF
.1UF
.1UF
.1UF
16V
16V
16V
16V
10%
10%
10%
10%
X7R
X7R
X7R
X7R
0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
C791
C791
C759
C759 1UF
1UF
1UF
1UF
16V
16V
16V
16V
10%
10%
10%
10%
X5R
X5R
X5R
X5R
0603
0603
0603
0603
COMMON
COMMON
COMMON
COMMON
C755
C755 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C757
C757 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C735
C735 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
C781
C781 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C788
C788 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C794
C794 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
C768
C768 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C741
C741 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C911
C911 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
Decoupling for FBC 63..32
FBVDDQ
PLACE NEAR MEMORY FBVDDQ PINSPLACE NEAR MEMORY FBVDDQ PINS
C623
C623
C648
C648
C616
C616
C626
C626
C615
.1UF
.1UF
.1UF
.1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C674
C674 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C617
C617 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C620
C620 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C666
C666 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C619
C619 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C665
C665 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
GND
.1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C627
C627 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C658
C658 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
C615 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C659
C659 .1UF
.1UF
16V
16V
10%
10% X7R
X7R
0402
0402
COMMON
COMMON
C912
C912 1UF
1UF
16V
16V
10%
10% X5R
X5R
0603
0603
COMMON
COMMON
GND
1
2
3
4
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
C GE
www.vinafix.vn
ASSEMBLY PAGE DETAIL
P545 BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL FBC Partition Decoupling
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
<Title>
<Title>
<Title>
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
<Doc>
<Doc>
<Doc>
Date:
Date:
Date:
Monday, April 14, 2008
Monday, April 14, 2008
Monday, April 14, 2008
Sheet of
Sheet of
Sheet of
HFDBA
10 32
10 32
10 32
4
5
<RevCode>
<RevCode>
<RevCode>
Loading...
+ 22 hidden pages