MSI MS-V129 Schematic V129_21

Page 1
A B C D E F G H
P727-A01: G96, GB1-128, GDDR3, DL-DVI, DL-DVI/VGA, SD/HDTV
REV HISTORY
1
2
3
PAGE SUMMARY:
Page 1: TABLE OF CONTENTS Page 2: PCI EXPRESS INTERFACE, PEX_VDD DECOUPLING CAPS Page 3: FBA MEMORY INTERFACE, GPU NVVDD & FBVDDQ DECOUPLING CAPS Page 4: FBA 16/32Mx32 GDDR3 MEMORIES, FBA COMMAND BUS PU'S, FBA CLK TERMS Page 5: FBA MEMORY FBVDDQ DECOUPLING CAPS Page 6: FBC MEMORY INTERFACE Page 7: FBC 16/32MX32 GDDR3 MEMORIES, FBC CMD BUS PU'S, FBC CLK TERMS Page 8: FBC MEMORY FBVDDQ DECOUPLING CAPS, GPU GND CONNECTIONS Page 9: DACA FILTERS, DACA SYNC BUFFERS & DB15 SOUTH Page 10: DACC FILTERS, DACC SYNC BUFFERS & DB15 MID Page 11: TMDS LINK A/B, DVI CONNECTOR SOUTH Page 12: TMDS LINK C/D, AC COUPLING, PD's, DVI CONNECTOR MID Page 13: MIOA & MIOB, SLI CONNECTOR Page 14: DACB FILTERS, MINIDIN CONNECTOR NORTH, SD/HD VIDEO OUTPUT CONNECTOR Page 15: SPDIF-IN, XTAL, MECHANICALS, THERMALS Page 16: EXTERNAL THERMAL SENSOR, 4PIN FAN CONTROL, GPIO Page 17: BIOS ROM, HDCP ROM, STRAPPING OPTIONS Page 18: HYBRID POWER CIRCUIT Page 19: POWER SUPPLY LINEARS: 5V, DDC5V, IFP PLLVDD, IFP IOVDD, MIO VDD, 3V3 FILTER, 12V FILTER Page 20: POWER SUPPLY: FBVDDQ SINGLE PHASE SWITCHER Page 21: POWER SUPPLY: PEX_VDD SINGLE PHASE SWITCHER Page 22: POWER SUPPLY: NVVDD DUAL PHASE SWITCHER Page 23: POWER SUPPLY: NVVDD VOLTAGE SELECTION
2/18 PAGE 2 add SPDIF_IN_M from PCIE's connector PIN_BA2 PAGE 15 remove DP function
PAGE 16 remove SLI function PAGE 17 add SCART (the same as V096-3.0) PAGE 18 add SPDIF_IN_M PAGE 19 remove GPIO_11_SLI_SYNC0 / GPIO12_SWAPRDY / GPIO15_DP_HPD / GPIO18_DP_MODE / GPIO19_DP_CEC / GPIO22_SWAPRDY_A
add GPIO2_TV_SCART / GPIO13_TV_SCART_SEL / GPIO14_TV_SCART_SEL / GPIO20_TV_LOAD_TEST / GPIO16_SEL_HDTV_SDTV
2/20 PAGE 16 MIOB VDD from 2V5 change to 3V3_F
2/21 PAGE 20 remove J5 (HDA function), remove 2V5 PAGE 19 remove I2CD_SDA and I2CD_SCL (for DP) remove GPIO2/GPIO13/GPIO14 PAGE 17 3V3 chnage to 3V3_F remove SCART_TV__SEL function remove TV_CVBS_SCART_F PAGE 21 remove Q15, C870, R737 (for DP_ hotplug_detect_E) PAGE 22 remove 2V5 function
2/22 PAGE 22 IFPEF_RSET PULL LOW PAGE 18 ADD U601,U602,U603,U604 for EMI ADD MEC10, MEC11 for external FAN holder ADD FM7, FM8
2/22 PAGE 14 add bridge R1103,R1104,R1105,R1106 for EMI PAGE 18 rename U514~U515,and U601~U604 to EM1 ~EM8
1
2
3
4
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
C GE
www.vinafix.vn
ASSEMBLY PAGE DETAIL
VARIANT ASSEMBLY
SKU
B
BASE
1
SKU0000
2
SKU0001
3
SKU0002
4
<UNDEFINED>
5
<UNDEFINED>
6
<UNDEFINED>
7
<UNDEFINED>
8
<UNDEFINED>
9
<UNDEFINED>
10
<UNDEFINED>
11
<UNDEFINED> <UNDEFINED>
12 13
<UNDEFINED>
14
<UNDEFINED>
15
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL TABLE OF CONTENTS
NVPN
600-10727-base-sch 600-10727-0000-100 600-10727-0001-100
<UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED>
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL G96-400, 625/800MHz 256MB 16Mx32 GDDR3, DVI DVI HDTV-Out G96-300, 550/800Mhz 256MB 16Mx32 GDDR3, DVI DVI HDTV-Out G96-300, 550/800Mhz 256MB 16Mx32 GDDR3, DVI DVI600-10727-0002-100 <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED><UNDEFINED> <UNDEFINED> <UNDEFINED>
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
600-10727-base-sch A
NAME
4
5
PAGEID DATE
31-OCT-2007
HFDBA
Page 2
A B C D E F G H
16X PEX INTERFACE
CN2
CN2
CON_FINGER_PEX_164_B
CON_FINGER_PEX_164_B
CON_X16
CON_X16
COMMON
1
18
12V
3V3
3V3_AUX
PEX_PRSNT1*
IN
SNN_PE_PRSNT2_A
2
SNN_PE_PRSNT2_B SNN_PE_RSVD3 SNN_PE_RSVD4 SNN_PE_RSVD5
SNN_PE_PRSNT2_C SNN_PE_RSVD6
3
PEX_PRSNT2*
18
IN
SNN_PE_RSVD7 SNN_PE_RSVD8
4
5
SPDIF_IN_M
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
COMMON
B1
+12V
B2
+12V
A2
+12V
A3
+12V
B3
+12V/RSVD
B8
+3V3
A9
+3V3
A10
+3V3
B10
+3V3AUX
A1
PRSNT1
B17
PRSNT2
B12
RSVD
B4
GND
A4
GND
B7
GND
A12
GND
B13
GND
A15
GND
B16
GND
B18
GND
A18
GND
B31
PRSNT2
A19
RSVD
B30
RSVD
A32
RSVD
A20
GND
B21
GND
B22
GND
A23
GND
A24
GND
B25
GND
B26
GND
A27
GND
A28
GND
B29
GND
A31
GND
B32
GND
B48
PRSNT2
A33
RSVD
A34
GND
B35
GND
B36
GND
A37
GND
A38
GND
B39
GND
B40
GND
A41
GND
A42
GND
B43
GND
B44
GND
A45
GND
A46
GND
B47
GND
B49
GND
A49
GND
B81
PRSNT2
A50
RSVD
B82
RSVD
A51
GND
B52
GND
B53
GND
A54
GND
A55
GND
B56
GND
B57
GND
A58
GND
A59
GND
B60
GND
B61
GND
A62
GND
A63
GND
B64
GND
B65
GND
A66
GND
A67
GND
B68
GND
B69
GND
A70
GND
A71
GND
B72
GND
B73
GND
A74
GND
A75
GND
B76
GND
B77
GND
A78
GND
A79
GND
B80
GND
A82
GND
18
OUT
END OF X1
END OF X1
END OF X4
END OF X4
END OF X8
END OF X8
END OF X16
END OF X16
TRST* JTAG1
TCLK JTAG2
TDI JTAG3 TDO JTAG4 TMS JTAG5
SMCLK SMDAT
PERST
REFCLK REFCLK
PERP0 PERN0
PETP0 PETN0
PERP1 PERN1
PETP1 PETN1
PERP2 PERN2
PETP2 PETN2
PERP3 PERN3
PETP3 PETN3
PERP4 PERN4
PETP4 PETN4
PERP5 PERN5
PETP5 PETN5
PERP6 PERN6
PETP6 PETN6
PERP7 PERN7
PETP7 PETN7
PERP8 PERN8
PETP8 PETN8
PERP9 PERN9
PETP9 PETN9
PERP10 PERN10
PETP10 PETN10
PERP11 PERN11
PETP11 PETN11
PERP12 PERN12
PETP12 PETN12
PERP13 PERN13
PETP13 PETN13
PERP14 PERN14
PETP14 PETN14
PERP15 PERN15
PETP15 PETN15
PEX_TRST*
B9
PEX_TCLK
A5
PEX_TDI
A6
PEX_TDO
A7
PEX_TMS
A8
PEX_SMCLK
B5
PEX_SMDAT
B6
B11
WAKE
A11
A13 A14
A16 A17
B14 B15
A21 A22
B19 B20
A25 A26
B23 B24
A29 A30
B27 B28
A35 A36
B33 B34
A39 A40
B37 B38
A43 A44
B41 B42
A47 A48
B45 B46
A52 A53
B50 B51
A56 A57
B54 B55
A60 A61
B58 B59
A64 A65
B62 B63
A68 A69
B66 B67
A72 A73
B70 B71
A76 A77
B74 B75
A80 A81
B78 B79
R660
R660 0
0
5%
5% 0402
0402 COMMON
COMMON
18
IN
18
BI
SNN_PEX_WAKE*
PEX_RST*
PEX_REFCLK PEX_REFCLK*
PEX_TXX0 PEX_TXX0*
PEX_RX0 PEX_RX0*
PEX_TXX1 PEX_TXX1*
PEX_RX1 PEX_RX1*
PEX_TXX2 PEX_TXX2*
PEX_RX2 PEX_RX2*
PEX_TXX3 PEX_TXX3*
PEX_RX3 PEX_RX3*
PEX_TXX4 PEX_TXX4 PEX_TXX4* PEX_TXX4*
PEX_RX4 PEX_RX4*
PEX_TXX5 PEX_TXX5*
PEX_RX5 PEX_RX5*
PEX_TXX6 PEX_TXX6*
PEX_RX6 PEX_RX6*
PEX_TXX7 PEX_TXX7*
PEX_RX7 PEX_RX7*
PEX_TXX8
PEX_TXX8*
PEX_RX8 PEX_RX8*
PEX_TXX9 PEX_TXX9*
PEX_RX9 PEX_RX9*
PEX_TXX10 PEX_TXX10*
PEX_RX10 PEX_RX10*
PEX_TXX11 PEX_TXX11*
PEX_RX11 PEX_RX11*
PEX_TXX12 PEX_TXX12*
PEX_RX12 PEX_RX12 PEX_RX12* PEX_RX12*
PEX_TXX13 PEX_TXX13*
PEX_RX13 PEX_RX13*
PEX_TXX14 PEX_TXX14*
PEX_RX14 PEX_RX14*
PEX_TXX15 PEX_TXX15*
PEX_RX15 PEX_RX15*
18
OUT
COMMON 040210% 16VX7R
COMMON 040210% 16VX7R
COMMON X7R 10%
COMMON X7R 10%
COMMON X7R 10%
COMMON X7R 10%
COMMON X7R 10%
COMMON X7R 10%
COMMON 16V040210%X7R
COMMON 16V040210%X7R
COMMON 16V
COMMON 16V
COMMON 16V040210%X7R
COMMON 16V040210%X7R
RP501B 0
RP501B 0
2 7
RP501A
RP501A
1 8
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP501D
RP501D
4 5
RPAK_PAR_4_2010
RPAK_PAR_4_2010
RP501C
RP501C
3 6
RPAK_PAR_4_2010
RPAK_PAR_4_2010
R655
R655
0402
0402
5%
5%
C718 .1UF
C718 .1UF
C714
C703
C703
040210%X7RCOMMON
040210%X7RCOMMON
C689
C689
0402 16V
0402 16V
C676
C676
10%
X7RCOMMON 0402 16V
10%
X7RCOMMON 0402 16V
C663
C663
C653
C646
C646
0402 16V
0402 16V
C637
C637
10%COMMON
10%COMMON
C629
C629
X7R 16V
040210%COMMON
X7R 16V
040210%COMMON
C622
C622
0402COMMON X7R 10%
0402COMMON X7R 10%
C608
C601
C601
040210%X7RCOMMON
040210%X7RCOMMON
C597
C597
040210%X7R
040210%X7R
C591
C591
040210%X7RCOMMON
040210%X7RCOMMON
C583 .1UF
C583 .1UF
0
0
COMMON
COMMON
.1UFC714
.1UF
.1UF
.1UF
.1UF
.1UF
.1UF
.1UF
.1UF
.1UF
.1UFC653
.1UF
.1UF
.1UF
.1UF
.1UF
.1UF
.1UF
.1UF
.1UF
.1UFC608
.1UF
.1UF
.1UF
.1UF
.1UF
.1UF
.1UF
COMMONRPAK_PAR_4_2010
COMMONRPAK_PAR_4_2010
0
0
COMMON
COMMON
0
0
COMMON
COMMON
0
0
COMMON
COMMON
16VCOMMON X7R 10% 0402
16VCOMMON X7R 10% 0402
16V
16V
16V0402
16V0402
16V040210%X7RCOMMON
16V040210%X7RCOMMON
16V0402X7R
16V0402X7R
16V
16V
16V
16V
16V
16V
JTAG_TRST*
JTAG_TCLK
JTAG_TDI
JTAG_TDO
JTAG_TMS
IN
IN
IN
OUT
IN
18,19
R598
200R598
200
COMMON0402
COMMON0402
5%
5%
C715
.1UF
C715
.1UF
0402 10% X7R
16V COMMON
0402 10% X7R
16V COMMON
C706
.1UF
C706
.1UF
16V0402 COMMONX7R
16V0402 COMMONX7R
C699
.1UF
C699
.1UF
16V COMMON
16V COMMON
C683
.1UF
C683
.1UF
0402 16V COMMON10%
0402 16V COMMON10%
C669
.1UFC669
.1UF
C660
.1UF
C660
.1UF
0402 16V 10%
0402 16V 10%
C651
.1UFC651
.1UF
0402 16V 10% COMMONX7R
0402 16V 10% COMMONX7R
C642
.1UF
C642
.1UF
C633
.1UF
C633
.1UF
C623
.1UF
C623
.1UF
16V
16V
C611
.1UF
C611
.1UF
0402 16V
0402 16V
C604
.1UFC604
.1UF
C599
.1UF
C599
.1UF
16V 10% X7R
16V 10% X7R
C594
.1UF
C594
.1UF
0402 16V
0402 16V
C589
.1UF
C589
.1UF
C581
.1UF
C581
.1UF
0402 16V
0402 16V
16
16
16
16
16
IN
PEX_PLL_CLK_OUT PEX_PLL_CLK_OUT*
10%
10%
10%0402 X7R
10%0402 X7R
X7R
X7R
10%16V0402 X7R COMMON
10%16V0402 X7R COMMON
X7R COMMON
X7R COMMON
10%
COMMON16V X7R0402
10%
COMMON16V X7R0402
10% COMMON0402 16V
X7R
10% COMMON0402 16V
X7R
COMMON10% X7R0402
COMMON10% X7R0402
10% COMMONX7R
10% COMMONX7R
10%0402 16V COMMONX7R
10%0402 16V COMMONX7R
COMMON0402
COMMON0402
10% COMMONX7R
10% COMMONX7R
10%0402 16V
COMMONX7R
10%0402 16V
COMMONX7R
10% COMMONX7R
10% COMMONX7R
GPU_RST*
SNN_PEX_CLKREQ*
PEX_TX0*
PEX_TX1*
PEX_TX2*
PEX_TX3*
PEX_TX4*
PEX_TX5*
PEX_TX6*
PEX_TX7*
PEX_TX8*
PEX_TX9*
PEX_TX10*
PEX_TX11*
PEX_TX12*
PEX_TX13*
PEX_TX14*
PEX_TX15*
PEX_TX0
PEX_TX1
PEX_TX2
PEX_TX3
PEX_TX4
PEX_TX5
PEX_TX6
PEX_TX7
PEX_TX8
PEX_TX9
PEX_TX10
PEX_TX11
PEX_TX12
PEX_TX13
PEX_TX14
PEX_TX15
AM16 AR13
AJ17 AJ18
AR16 AR17
AL17 AM17
AP17 AN17
AM18 AM19
AN19 AP19
AL19 AK19
AR19 AR20
AL20 AM20
AP20 AN20
AM21 AM22
AN22 AP22
AL22 AK22
AR22 AR23
AL23 AM23
AP23 AN23
AM24 AM25
AN25 AP25
AL25 AK25
AR25 AR26
AL26 AM26
AP26 AN26
AM27 AM28
AN28 AP28
AL28 AK28
AR28 AR29
AK29 AL29
AP29 AN29
AM29 AM30
AN31 AP31
AM31 AM32
AR31 AR32
AN32 AP32
AR34 AP34
C GE
G1A
G1A
BGA_0969_P080_290X290
BGA_0969_P080_290X290 COMMON
COMMON
1/16 PCI_EXPRESS
1/16 PCI_EXPRESS
PEX_RST
PEX_CLKREQ
PEX_TSTCLK_OUT PEX_TSTCLK_OUT
PEX_REFCLK PEX_REFCLK
PEX_TX0 PEX_TX0
PEX_RX0 PEX_RX0
PEX_TX1 PEX_TX1
PEX_RX1 PEX_RX1
PEX_TX2 PEX_TX2
PEX_RX2 PEX_RX2
PEX_TX3 PEX_TX3
PEX_RX3 PEX_RX3
PEX_TX4 PEX_TX4
PEX_RX4 PEX_RX4
PEX_TX5 PEX_TX5
PEX_RX5 PEX_RX5
PEX_TX6 PEX_TX6
PEX_RX6 PEX_RX6
PEX_TX7 PEX_TX7
PEX_RX7 PEX_RX7
PEX_TX8 PEX_TX8
PEX_RX8 PEX_RX8
PEX_TX9 PEX_TX9
PEX_RX9 PEX_RX9
PEX_TX10 PEX_TX10
PEX_RX10 PEX_RX10
PEX_TX11 PEX_TX11
PEX_RX11 PEX_RX11
PEX_TX12 PEX_TX12
PEX_RX12 PEX_RX12
PEX_TX13 PEX_TX13
PEX_RX13 PEX_RX13
PEX_TX14 PEX_TX14
PEX_RX14 PEX_RX14
PEX_TX15 PEX_TX15
PEX_RX15 PEX_RX15
ASSEMBLY PAGE DETAIL
Place near balls
600mA
C628
C628
C659
C659
.1UF
.1UF
.1UF
.1UF
16V
16V
16V
AK16
PEX_IOVDD
AK17
PEX_IOVDD
AK21
PEX_IOVDD
AK24
PEX_IOVDD
AK27
PEX_IOVDD
AG11
PEX_IOVDDQ
AG12
PEX_IOVDDQ
AG13
PEX_IOVDDQ
AG15
PEX_IOVDDQ
AG16
PEX_IOVDDQ
AG17
PEX_IOVDDQ
AG18
PEX_IOVDDQ
AG22
PEX_IOVDDQ
AG23
PEX_IOVDDQ
AG24
PEX_IOVDDQ
AG25
PEX_IOVDDQ
AG26
PEX_IOVDDQ
AJ14
PEX_IOVDDQ
AJ15
PEX_IOVDDQ
AJ19
PEX_IOVDDQ
AJ21
PEX_IOVDDQ
AJ22
PEX_IOVDDQ
AJ24
PEX_IOVDDQ
AJ25
PEX_IOVDDQ
AJ27
PEX_IOVDDQ
AK18
PEX_IOVDDQ
AK20
PEX_IOVDDQ
AK23
PEX_IOVDDQ
AK26
PEX_IOVDDQ
AL16
PEX_IOVDDQ
A2
NC_1
AB7
NC_2
AD6
NC_3
AF6
NC_4
AG6
NC_5
AJ5
NC_6
AK15
NC_7
AL7
NC_8
D35
NC_9
E35
NC_10
E7
NC_11
F7
NC_12
H32
NC_13
M7
NC_14
P6
NC_15
P7
NC_16
R7
NC_17
U7
NC_18
V6
NC_19
J10
VDD33_1
J11
VDD33_2
J12
VDD33_3
J13
VDD33_4
J9
VDD33_5
AD20
VDD_SENSE
AD19
GND_SENSE
AG14
PEX_PLLVDD
AG19
PEX_RFU1
AG20
PEX_RFU2
AG21
PEX_TERMP
AP35
TESTMODE
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL PCI EXPRESS INTERFACE, PEX_VDD DECOUPLING CAPS
SNN_NC<1> SNN_NC<2> SNN_NC<3> SNN_NC<4> SNN_NC<5> SNN_NC<6> SNN_NC<7> SNN_NC<8> SNN_NC<9> SNN_NC<10> SNN_NC<11> SNN_NC<12> SNN_NC<13> SNN_NC<14> SNN_NC<15> SNN_NC<16> SNN_NC<17> SNN_NC<18> SNN_NC<19>
NVVDD_SENSE SNN_NVVDD_GND_SENSE
PEX_PLLVDD
SNN_PEX_RFU1
SNN_PEX_RFU2
PEX_TERMP
GPU_TESTMODE
2A
10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C648
C648 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
6MIL 6MIL
R596 2.49K
R596 2.49K
0402 COMMON
0402 COMMON
1%
1%
R583
0402 COMMON
0402 COMMON
5%
Place near balls
OUT
120mA
C666
C666 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
10K5%R583
10K
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C665
C665 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
Place Close to PEX fingers
3V3
12V
3V3_AUX
Place near balls
2,22
C762
C762 .01UF
.01UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
C766
C766 .01UF
.01UF
25V
25V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
C28
C28 .01UF
.01UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
C668
C668 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C621
C621 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C635
C635 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C654
C654
4.7UF
4.7UF
6.3V
6.3V X5R
X5R 0603
0603 COMMON
COMMON
C675
C675 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
Place Close to GPU
C580
C658
C658 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C580
4.7UF
4.7UF
6.3V 10%
6.3V 10% X5R
X5R 0603
0603 COMMON
COMMON
Place Close to GPU
C586
C760
C760 10UF
10UF
16V
16V 20%
20% X5R
X5R C1206_113
C1206_113 COMMON
COMMON
C29
C29 10UF
10UF
16V
16V 20%
20% X5R
X5R C1206_113
C1206_113 COMMON
COMMON
C586
4.7UF
4.7UF
6.3V
6.3V X5R
X5R 0603
0603 COMMON
COMMON
10%
10%
C761
C761 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
C765
C765 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0603
0603 COMMON
COMMON
C643
C643 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
Place Near BGAPlace near balls
LB502
10nHLB502
10nH
IND_SMD_0402COMMON
20%
20%
IND_SMD_0402COMMON
PEX_VDD
C574
C574 10UF
10UF
10V 10%
10V 10% X5R
X5R C0805_67
C0805_67 COMMON
COMMON
1
90DIFFPEX_TX0 1 90DIFF 1PEX_TX0
90DIFFPEX_TX3 1
90DIFF 1PEX_TX11
90DIFFPEX_TXX11 1
90DIFF 1PEX_TXX12 90DIFF 1PEX_TXX13 90DIFF 1PEX_TXX13 90DIFF 1PEX_TXX14
90DIFF 1PEX_RX11 90DIFF 1PEX_RX11
PAGEID DATE
HFDBA
NV_CRITICALNV_IMPEDANCEDIFFPAIRNET
1100DIFFPEX_REFCLK 1100DIFFPEX_REFCLK
190DIFFPEX_TX1 190DIFFPEX_TX1 190DIFFPEX_TX2 190DIFFPEX_TX2
190DIFFPEX_TX3 1PEX_TX4 90DIFF 1PEX_TX4 90DIFF 190DIFFPEX_TX5 190DIFFPEX_TX5 190DIFFPEX_TX6 190DIFFPEX_TX6 190DIFFPEX_TX7 190DIFFPEX_TX7 190DIFFPEX_TX8 190DIFFPEX_TX8 190DIFFPEX_TX9 190DIFFPEX_TX9 190DIFFPEX_TX10 190DIFFPEX_TX10
190DIFFPEX_TX11 190DIFFPEX_TX12 190DIFFPEX_TX12 190DIFFPEX_TX13 190DIFFPEX_TX13 190DIFFPEX_TX14 190DIFFPEX_TX14 190DIFFPEX_TX15 190DIFFPEX_TX15
190DIFFPEX_TXX0 190DIFFPEX_TXX0 190DIFFPEX_TXX1 190DIFFPEX_TXX1 190DIFFPEX_TXX2 190DIFFPEX_TXX2 190DIFFPEX_TXX3 190DIFFPEX_TXX3 190DIFFPEX_TXX4 190DIFFPEX_TXX4 190DIFFPEX_TXX5 190DIFFPEX_TXX5 190DIFFPEX_TXX6 190DIFFPEX_TXX6 190DIFFPEX_TXX7 190DIFFPEX_TXX7 190DIFFPEX_TXX8
190DIFFPEX_TXX9
190DIFFPEX_TXX10
190DIFFPEX_TXX14 190DIFFPEX_TXX15 190DIFFPEX_TXX15
1PEX_RX0 90DIFF 190DIFFPEX_RX0 190DIFFPEX_RX1 190DIFFPEX_RX1 190DIFFPEX_RX2 190DIFFPEX_RX2 190DIFFPEX_RX3 190DIFFPEX_RX3 190DIFFPEX_RX4 190DIFFPEX_RX4 190DIFFPEX_RX5 190DIFFPEX_RX5 190DIFFPEX_RX6 190DIFFPEX_RX6 190DIFFPEX_RX7 190DIFFPEX_RX7 190DIFFPEX_RX8 190DIFFPEX_RX8 190DIFFPEX_RX9 190DIFFPEX_RX9 190DIFFPEX_RX10 190DIFFPEX_RX10
190DIFFPEX_RX12
190DIFFPEX_RX14 1PEX_RX14 90DIFF
190DIFFPEX_RX15
1.2V 0V
1.2V10MIL
12MIL 12V 5.5A
31-OCT-2007
2
3
4
5
3A3.3V12MIL
PEX_REFCLK
BI
PEX_REFCLK*
PEX_VDD
C577
C577 10UF
10UF
10V 10%
10V 10% X5R
X5R C0805_67
C0805_67 COMMON
COMMON
3V3_F
C690
C690 1UF
1UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
PEX_VDD
BI
PEX_TX0
BI
PEX_TX0*
BI
PEX_TX1
BI
PEX_TX1*
BI
PEX_TX2
BI
PEX_TX2*
BI
PEX_TX3
BI
PEX_TX3*
BI
PEX_TX4
BI
PEX_TX4*
BI
PEX_TX5
BI
PEX_TX5*
BI
PEX_TX6
BI
PEX_TX6*
BI
PEX_TX7
BI
PEX_TX7*
BI
PEX_TX8
BI
PEX_TX8*
BI
PEX_TX9
BI
PEX_TX9*
BI
PEX_TX10
BI
PEX_TX10*
BI
PEX_TX11
BI
PEX_TX11*
BI
PEX_TX12
BI
PEX_TX12*
BI
PEX_TX13
BI
PEX_TX13*
BI
PEX_TX14
BI
PEX_TX14*
BI
PEX_TX15
BI
PEX_TX15*
BI
PEX_TXX0
BI
PEX_TXX0*
BI
PEX_TXX1
BI
PEX_TXX1*
BI
PEX_TXX2
BI
PEX_TXX2*
BI
PEX_TXX3
BI
PEX_TXX3*
BI BI BI
PEX_TXX5
BI
PEX_TXX5*
BI
PEX_TXX6
BI
PEX_TXX6*
BI
PEX_TXX7
BI
PEX_TXX7*
BI
PEX_TXX8
BI
PEX_TXX8*
BI
PEX_TXX9
BI
PEX_TXX9*
BI
PEX_TXX10
BI
PEX_TXX10*
BI
PEX_TXX11
BI
PEX_TXX11*
BI
PEX_TXX12
BI
PEX_TXX12*
BI
PEX_TXX13
BI
PEX_TXX13*
BI
PEX_TXX14
BI
PEX_TXX14*
BI
PEX_TXX15
BI
PEX_TXX15*
BI
PEX_RX0
BI
PEX_RX0*
BI
PEX_RX1
BI
PEX_RX1*
BI
PEX_RX2
BI
PEX_RX2*
BI
PEX_RX3
BI
PEX_RX3*
BI
PEX_RX4
BI
PEX_RX4*
BI
PEX_RX5
BI
PEX_RX5*
BI
PEX_RX6
BI
PEX_RX6*
BI
PEX_RX7
BI
PEX_RX7*
BI
PEX_RX8
BI
PEX_RX8*
BI
PEX_RX9
BI
PEX_RX9*
BI
PEX_RX10
BI
PEX_RX10*
BI
PEX_RX11
BI
PEX_RX11*
BI BI BI
PEX_RX13
BI
PEX_RX13*
BI
PEX_RX14
BI
PEX_RX14*
BI
PEX_RX15
BI
PEX_RX15*
BI
NVVDD_SENSE
2,22
BI
NVVDD_GND_SENSE
2,22
BI
PEX_PLLVDD
BI
3V3 12V
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
600-10727-base-sch A
PEX_TXX8 190DIFF
PEX_TXX9 190DIFF PEX_TXX10 190DIFF
PEX_TXX11 190DIFF
PEX_TXX12 90DIFF 1
PEX_RX12 190DIFF PEX_RX13 190DIFF PEX_RX13 190DIFF
PEX_RX15 190DIFF
MIN_LINE_WIDTH VOLTAGE
NAME
www.vinafix.vn
Page 3
A B C D E F G H
G1B
G1B
BGA_0969_P080_290X290
BGA_0969_P080_290X290 COMMON
COMMON
2/16 FBA
2/16 FBA
SNN_FBA_WDS0 SNN_FBA_WDS0* SNN_FBA_WDS1 SNN_FBA_WDS1* SNN_FBA_WDS2 SNN_FBA_WDS2* SNN_FBA_WDS3 SNN_FBA_WDS3*
FBA_VREF
FBA_D0
R30
FBA_D0
FBA_D1
0
R32
FBA_D1
FBA_D2
1
P31
FBA_D2
FBA_D3
2
N30
FBA_D3
FBA_D4
3
L31
FBA_D4
FBA_D5
4
M32
FBA_D5
FBA_D6
5
M30
FBA_D6
FBA_D7
6
L30
FBA_D7
FBA_D8
7
P33
FBA_D8
FBA_D9
8
P34
FBA_D9
FBA_D10
9
N35
FBA_D10
FBA_D11
10
P35
FBA_D11
FBA_D12
11
N34
FBA_D12
FBA_D13
12
L33
FBA_D13
FBA_D14
13
L32
FBA_D14
FBA_D15
14
N33
FBA_D15
FBA_D16
15
K31
FBA_D16
FBA_D17
16
K30
FBA_D17
FBA_D18
17
G30
FBA_D18
FBA_D19
18
K32
FBA_D19
FBA_D20
19
G32
FBA_D20
FBA_D21
20
H30
FBA_D21
FBA_D22
21
F30
FBA_D22
FBA_D23
22
G31
FBA_D23
FBA_D24
23
H33
FBA_D24
FBA_D25
24
K35
FBA_D25
FBA_D26
25
K33
FBA_D26
FBA_D27
26
G34
FBA_D27
FBA_D28
27
K34
FBA_D28
FBA_D29
28
E33
FBA_D29
FBA_D30
29
E34
FBA_D30
FBA_D31
30
G33
FBA_D31
FBA_D32
31
AG30
FBA_D32
FBA_D33
32
AH31
FBA_D33
FBA_D34
33
AG32
FBA_D34
FBA_D35
34
AF31
FBA_D35
FBA_D36
35
AF30
FBA_D36
FBA_D37
36
AD30
FBA_D37
FBA_D38
37
AC32
FBA_D38
FBA_D39
38
AE30
FBA_D39
FBA_D40
39
AE32
FBA_D40
FBA_D41
40
AF33
FBA_D41
FBA_D42
41
AF34
FBA_D42
FBA_D43
42
AE35
FBA_D43
FBA_D44
43
AE33
FBA_D44
FBA_D45
44
AE34
FBA_D45
FBA_D46
45
AC35
FBA_D46
FBA_D47
46
AB32
FBA_D47
FBA_D48
47
AN33
FBA_D48
FBA_D49
48
AK32
FBA_D49
FBA_D50
49
AL33
FBA_D50
FBA_D51
50
AM33
FBA_D51
FBA_D52
51
AL31
FBA_D52
FBA_D53
52
AK30
FBA_D53
FBA_D54
53
AJ30
FBA_D54
FBA_D55
54
AH30
FBA_D55
FBA_D56
55
AM35
FBA_D56
FBA_D57
56
AH33
FBA_D57
FBA_D58
57
AH35
FBA_D58
FBA_D59
58
AH32
FBA_D59
FBA_D60
59
AH34
FBA_D60
FBA_D61
60
AM34
FBA_D61
FBA_D62
61
AL35
FBA_D62
FBA_D63
62
AJ33
FBA_D63
63
FBA_DQM0
P30
FBA_DQM0
FBA_DQM1
0
P32
FBA_DQM1
FBA_DQM2
1
J30
FBA_DQM2
FBA_DQM3
2
H34
FBA_DQM3
FBA_DQM4
3
AF32
FBA_DQM4
FBA_DQM5
4
AF35
FBA_DQM5
FBA_DQM6
5
AL32
FBA_DQM6
FBA_DQM7
6
AL34
FBA_DQM7
7
FBA_DQS_WP0
N31
FBA_DQS_WP0
FBA_DQS_WP1
0
L34
FBA_DQS_WP1
FBA_DQS_WP2
1
J32
FBA_DQS_WP2
FBA_DQS_WP3
2
H35
FBA_DQS_WP3
FBA_DQS_WP4
3
AE31
FBA_DQS_WP4
FBA_DQS_WP5
4
AC33
FBA_DQS_WP5
FBA_DQS_WP6
5
AJ32
FBA_DQS_WP6
FBA_DQS_WP7
6
AJ34
FBA_DQS_WP7
7
FBA_DQS_RN0
N32
FBA_DQS_RN0
FBA_DQS_RN1
0
L35
FBA_DQS_RN1
FBA_DQS_RN2
1
H31
FBA_DQS_RN2
FBA_DQS_RN3
2
G35
FBA_DQS_RN3
FBA_DQS_RN4
3
AD32
FBA_DQS_RN4
FBA_DQS_RN5
4
AC34
FBA_DQS_RN5
FBA_DQS_RN6
5
AJ31
FBA_DQS_RN6
FBA_DQS_RN7
6
AJ35
FBA_DQS_RN7
7
P29
RFU
R29
RFU
L29
RFU
M29
RFU
AD29
RFU
AE29
RFU
AG29
RFU
AH29
RFU
J27
FB_VREF
FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ
FBA_CMD0 FBA_CMD1 FBA_CMD2 FBA_CMD3 FBA_CMD4 FBA_CMD5 FBA_CMD6 FBA_CMD7 FBA_CMD8
FBA_CMD9 FBA_CMD10 FBA_CMD11 FBA_CMD12 FBA_CMD13 FBA_CMD14 FBA_CMD15 FBA_CMD16 FBA_CMD17 FBA_CMD18 FBA_CMD19 FBA_CMD20 FBA_CMD21 FBA_CMD22 FBA_CMD23 FBA_CMD24 FBA_CMD25 FBA_CMD26 FBA_CMD27 FBA_CMD28 FBA_CMD29 FBA_CMD30
FBA_CLK0 FBA_CLK0 FBA_CLK1 FBA_CLK1
FBA_DEBUG
FB_DLLAVDD FB_PLLAVDD
J23 J24 J29 AA27 AA29 AA31 AB27 AB29 AC27 AD27 AE27 AJ28 B18 E21 G17 G18 G22 G8 G9 H29 J14 J15 J16 J17 J20 J21 J22
FBA_CMD0
V32
FBA_CMD1
0
W31
FBA_CMD2
1
U31
FBA_CMD3
2
Y32
FBA_CMD4
3
AB35
FBA_CMD5
4
AB34
FBA_CMD6
5
W35
FBA_CMD7
6
W33
FBA_CMD8
W30
FBA_CMD9
8
T34
FBA_CMD10
9
T35
FBA_CMD11
10
AB31
FBA_CMD12
11
Y30
FBA_CMD13
12
Y34
FBA_CMD14
13
W32
FBA_CMD15
14
AA30
FBA_CMD16
15
AA32
FBA_CMD17
16
Y33
FBA_CMD18
17
U32
FBA_CMD19
18
Y31
FBA_CMD20
19
U34
FBA_CMD21
20
Y35
FBA_CMD22
21
W34
FBA_CMD23
22
V30
FBA_CMD24
23
U35
FBA_CMD25
24
U30
SNN_FBA_CMD26
25
U33
FBA_CMD27
AB30
27
AB33
SNN_FBA_CMD29
T33
SNN_FBA_CMD30
W29
T32
FBA_CLK0
T31
FBA_CLK0*
AC31
FBA_CLK1
AC30
FBA_CLK1*
T30
AG27 AF27
FBA_CMD[27..0]
FBA_DEBUG
C652
C652 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
C617
C617 .47UF
.47UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
OUT
4,4
OUT
4,4
OUT
4,4
OUT
4,4
OUT
R589
40.2
R589
40.2
COMMON
0402
COMMON
0402
1%
1%
3,6
OUT
FB_PLLAVDD
FBA_D[63..0]
4,4
BI
1
2
FBA_DQM[7..0]
4,4
4,4
4,4
C630
C630 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
VREF = FBVDDQ * Rbot/(Rtop + Rbot)
OUT
BI
BI
VREF = 0.70 * FBVDDQ
1.26V = 1.8V * 1.3K/(511 + 1.3K)DDR3:
FBA_DQS_WP[7..0]
FBA_DQS_RN[7..0]
3
4
FBVDDQ
Rtop
COMMON
COMMON
511
511
1%
1%
0402
0402
R591
R591
COMMON
COMMON
1.3KR593
1.3K
Rbot
1%
1%
0402
0402
R593
5
PLACE BELOW GPU
C615
C615
C619
C619
.1UF
.1UF
.1UF
.1UF
16V
16V
16V
16V
10%
10%
10%
10%
X7R
X7R
X7R
X7R 0402
0402
0402
0402 COMMON
COMMON
COMMON
COMMON
C702
C702
C657
C657
.47UF
.47UF
.47UF
.47UF
6.3V
6.3V
6.3V
6.3V 10%
10%
10%
10%
X5R
X5R
X5R
X5R 0402
0402
0402
0402 COMMON
COMMON
COMMON
COMMON
FBVDDQ below GPU:
4,4,4,4
PLACE MIDWAY BETWEEN GPU AND MEMORY
FBVDDQ
PLACE close to GPU
C613
C613 .01UF
.01UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
4x 100nf 0402 6x 470nf 0402
FBVDDQ
C570
C570 10UF
10UF
6.3V
6.3V 20%
20% X5R
X5R C0805_67
C0805_67 COMMON
COMMON
C620
C620 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
C616
C616 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
C647
C647 .47UF
.47UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C573
C573 10UF
10UF
6.3V
6.3V 20%
20% X5R
X5R C0805_67
C0805_67 COMMON
COMMON
C618
C618 .47UF
.47UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C624
C624 1UF
1UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C612
C612 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C605
C605 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C662
C662 .47UF
.47UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
2x 1uf 0603 2x 4.7uf 0603
C578
C578 10UF
10UF
6.3V
6.3V 20%
20% X5R
X5R C0805_67
C0805_67 COMMON
COMMON
C745
C745 10UF
10UF
6.3V
6.3V 20%
20% X5R
X5R C0805_67
C0805_67 COMMON
COMMON
120R@100MHz
120R@100MHz
LB501
LB501
IND_SMD_0402COMMON
IND_SMD_0402COMMON
C603
C603
4.7UF
4.7UF
6.3V
6.3V 20%
20% X5R
X5R 0603
0603 COMMON
COMMON
FBVDDQ
PEX_VDD
C670
C670
4.7UF
4.7UF
6.3V
6.3V 20%
20% X5R
X5R 0603
0603 COMMON
COMMON
NET MIN_LINE_WIDTH VOLTAGE
FBA_VREF
BI
3,6
FB_PLLAVDD
BI
NVVDD
Place below GPU
C671
C671 1UF
1UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C632
C632 .022UF
.022UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
C631
C631 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
8MIL
10MIL 1.2V
NVVDD below GPU:
5x 22nf 0402 X7R 5x 100nf 0402 X5R 6x 1uf 0402 X5R 2x 4.7uf 0603 X5R
C677
C677
C661
C661
C645
C645
C664
1UF
1UF
1UF
1UF
6.3V
6.3V
6.3V
6.3V 10%
10%
10%
10% X5R
X5R
X5R
X5R 0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
C638
C638
C679
C679 .022UF
.022UF
.022UF
.022UF
16V
16V
16V
16V
10%
10%
10%
10%
X7R
X7R
X7R
X7R
0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
C644
C644
C639
C639
.1UF
.1UF
.1UF
.1UF
16V
16V
16V
16V
10%
10%
10%
10%
X5R
X5R
X5R
X5R
0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
G1C
G1C
NVVDD NVVDD
BGA_0969_P080_290X290
BGA_0969_P080_290X290 COMMON
COMMON
16/16 NVVDD
16/16 NVVDD
AB11
VDD
AB13
VDD
AB15
VDD
AB17
VDD
AB19
VDD
AB21
VDD
AB23
VDD
AB25
VDD
AC11
VDD
AC12
VDD
AC13
VDD
AC14
VDD
AC15
VDD
AC16
VDD
AC17
VDD
AC18
VDD
AC19
VDD
AC20
VDD
AC21
VDD
AC22
VDD
AC23
VDD
AC24
VDD
AC25
VDD
AD12
VDD
AD14
VDD
AD16
VDD
AD18
VDD
AD22
VDD
AD24
VDD
L11
VDD
L12
VDD
L13
VDD
L14
VDD
L15
VDD
L16
VDD
L17
VDD
L18
VDD
L19
VDD
L20
VDD
L21
VDD
L22
VDD
L23
VDD
L24
VDD
L25
VDD
M12
VDD
M14
VDD
M16
VDD
M18
VDD
M20
VDD
M22
VDD
M24
VDD
P11
VDD
P13
VDD
P15
VDD
P17
VDD
P19
VDD
1UF
1UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C641
C641 .022UF
.022UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
C634
C634 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C664 1UF
1UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C672
C672 .022UF
.022UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
C636
C636 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
P21
VDD
P23
VDD
P25
VDD
R11
VDD
R12
VDD
R13
VDD
R14
VDD
R15
VDD
R16
VDD
R17
VDD
R18
VDD
R19
VDD
R20
VDD
R21
VDD
R22
VDD
R23
VDD
R24
VDD
R25
VDD
T12
VDD
T14
VDD
T16
VDD
T18
VDD
T20
VDD
T22
VDD
T24
VDD
V11
VDD
V13
VDD
V15
VDD
V17
VDD
V19
VDD
V21
VDD
V23
VDD
V25
VDD
W11
VDD
W12
VDD
W13
VDD
W14
VDD
W15
VDD
W16
VDD
W17
VDD
W18
VDD
W19
VDD
W20
VDD
W21
VDD
W22
VDD
W23
VDD
W24
VDD
W25
VDD
Y12
VDD
Y14
VDD
Y16
VDD
Y18
VDD
Y20
VDD
Y22
VDD
Y24
VDD
C625
C625 1UF
1UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C626
C626
4.7UF
4.7UF
6.3V
6.3V 20%
20% X5R
X5R 0603
0603 COMMON
COMMON
C667
C667
4.7UF
4.7UF
6.3V
6.3V 20%
20% X5R
X5R 0603
0603 COMMON
COMMON
1
2
3
4
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
C GE
www.vinafix.vn
ASSEMBLY PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL FBA MEMORY INTERFACE, GPU NVVDD & FBVDDQ DECOUPLING CAPS
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
600-10727-base-sch A
NAME
PAGEID DATE
31-OCT-2007
HFDBA
Page 4
A B C D E F G H
FrameBuffer: Partition A 16/32Mx32 BGA136 GDDR3
FB_A-CS0-LOW-32bit
M3E
M3E
BGA_0136_P080_140X120
FBA_CMD[27..0] FBA_CMD[27..0]
3,4,4,4
IN
1
Low Sub-Partition
FBA_CLK0
3,4
IN
FBA_CLK0*
3,4
IN
2
R680
R680 10K
10K
5%
5% 0402
0402 COMMON
COMMON
FBVDDQ
3
FBA_CMD1
1
FBA_CMD10
10
FBA_CMD11
11
FBA_CMD8
8
CS0
FBA_CMD19
19
FBA_CMD25
25 22
FBA_CMD24
24
FBA_CMD0
0
FBA_CMD2
2
FBA_CMD21
21
FBA_CMD16
16
FBA_CMD23
23
FBA_CMD20
20
FBA_CMD17
17
FBA_CMD9
9
FBA_CMD12
12
FBA_CMD3
3
FBA_CMD27
27
FBA_CMD18
18
SNN_FBA0_NC1 SNN_FBA1_NC1 FBA_CMD14 FBA_CMD14
14
FBA_DEBUG_SEN0 FBA_DEBUG_SEN1
FBA_CMD15 FBA_CMD15
15
FBA_CMD15
FBA_CMD18
R571
R571 10K
10K
R561
R561 10K
10K
5%
5% 0402
0402
5%
5%
COMMON
COMMON
0402
0402 COMMON
COMMON
C531
C531 .047UF
.047UF
C559
C559 .047UF
.047UF
16V
16V 10%
10%
16V
16V
X7R
X7R
10%
10%
0402
0402
X7R
X7R
COMMON
COMMON
0402
0402 COMMON
COMMON
3,4
BI
3,4
BI
3,4
BI
3,4
BI
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
H3
F4
H9
F9
K4 H2 K3 M4
K9 H11 K10
L9
K11
M9
K2
L4
G4
G9 H10
H4
J11
J10
J2 J3
V4
V9
A9
FBA_ZQ0 FBA_ZQ1
A4
R569
R569 243
243
1%
1% 0402
0402 COMMON
COMMON
K1 K12
J1
J12
FBA_D[63..0] FBA_DQM[7..0] FBA_DQS_RN[7..0] FBA_DQS_WP[7..0]
A1 A5
A8/AP A10 A9 A3
BA0
CLK CLK
NC/RFU
SEN (GND)
NONMIRROR
NONMIRROR
RESET
MIRROR
ZQ
VDDA VDDA
VSSA VSSA
*CS1 is required 32Mx32 Memories
*CS1 is required 32Mx32 Memories
NC/CS1NC/CS1
MIRROR
MIRROR
BA2RAS CSCAS CKEWE CASCS
A4A0
A6A2 A9A3 A0A4 A1A5 A2A6 A11A7
A8/APA10 A7A11
BA1 BA0BA1 RASBA2
WECKE
4
FBA_DQM0 FBA_DQM1 FBA_DQM2 FBA_DQM3
0
FBA_DQS_RN0 FBA_DQS_RN1 FBA_DQS_RN2 FBA_DQS_RN3
0
FBA_DQS_WP0 FBA_DQS_WP1 FBA_DQS_WP2 FBA_DQS_WP3
0
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
FBA_DQM4 FBA_DQM5 FBA_DQM6
4
FBA_DQS_RN4 FBA_DQS_RN5 FBA_DQS_RN6
4
FBA_DQS_WP4 FBA_DQS_WP5 FBA_DQS_WP6
4
FBVDDQ
F1
VDD
M1
VDD
A2
VDD
V2
VDD
A11
VDD
V11
VDD
F12
VDD
M12
VDD
A1
VDDQ
C1
VDDQ
E1
VDDQ
N1
VDDQ
R1
VDDQ
V1
VDDQ
C4
VDDQ
E4
VDDQ
J4
VDDQ
N4
VDDQ
R4
VDDQ
C9
VDDQ
E9
VDDQ
J9
VDDQ
N9
VDDQ
R9
VDDQ
A12
VDDQ
C12
VDDQ
E12
VDDQ
N12
VDDQ
R12
VDDQ
V12
VDDQ
B1
VSSQ
D1
VSSQ
P1
VSSQ
T1
VSSQ
G2
VSSQ
L2
VSSQ
B4
VSSQ
D4
VSSQ
P4
VSSQ
T4
VSSQ
B9
VSSQ
D9
VSSQ
P9
VSSQ
T9
VSSQ
G11
VSSQ
L11
VSSQ
B12
VSSQ
D12
VSSQ
P12
VSSQ
T12
VSSQ
G1
VSS
L1
VSS
A3
VSS
V3
VSS
A10
VSS
V10
VSS
G12
VSS
L12
VSS
FBA_VREF0
H1
VREF
FBA_VREF1
H12
VREF
VREF = 0.70 * FBVDDQ
DDR3:
VREF = FBVDDQ * R2/(R1 + R2)
1.26V = 1.8V * 1.3K/(511 + 1.3K)
1.4V = 2.0V * 1.3K/(511 + 1.3K)
M3A
M3A
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
FBA_D0
0
R11
DQ0
FBA_D1
1
T11
DQ1
FBA_D2
2
R10
DQ2
FBA_D3
3
T10
DQ3
FBA_D4
4
L10
DQ4
FBA_D5
5
M11
DQ5
FBA_D6
6
N11
DQ6
FBA_D7
7
M10
DQ7
N10
DQM
P10
RDQS
P11
WDQS
M4E
M4E
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
FBA_D32
32
M3
DQ0
FBA_D33
33
L3
DQ1
FBA_D34
34
M2
DQ2
FBA_D35
35
N2
DQ3
FBA_D36
36
R3
DQ4
FBA_D37
37
T2
DQ5
FBA_D38
38
R2
DQ6
FBA_D39
39
T3
DQ7
N3
DQM
P3
RDQS
P2
WDQS
FBA Partition
136BGA CMD Mapping
ADDR
CMD
RAS*CMD1
CMD10
CAS*
CMD11
WE*
CMD18
CKE
CMD15
RESET/ODT CS0*
CMD8
CMD19
A<0>
CMD25
A<1>
CMD22
A<2>
CMD24
A<3> A<4>CMD0
CMD2
A<5>
CMD4
A<2>
CMD6
A<3>
CMD5
A<4>
CMD13
A<5>
CMD21
A<6>
CMD16
A<7>
CMD23
A<8>
CMD20
A<9>
CMD17
A<10 A<11>
CMD9
CMD14
A<12>
CMD12
BA0 BA1
CMD3
CMD27
BA2
FBVDDQ
R575
R575
511
511
R1
1%
1%
0402
0402
COMMON
COMMON
R576
R576
1.3K
1.3K
R2
1%
1%
0402
0402
COMMON
COMMON
8 9 10 11 12 13 14 15
1
1
1
40 41 42 43 44 45 46 47
5
5
5
FBA_D8
FBA_D9
FBA_D10
FBA_D11
FBA_D12
FBA_D13
FBA_D14
FBA_D15
FBA_D40
FBA_D41
FBA_D42
FBA_D43
FBA_D44
FBA_D45
FBA_D46
FBA_D47
Low Sub-Partition
Hi Sub-Partition
C568
C568 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
R10
L10 M11 R11
T10
T11 N11 M10
N10 P10 P11
COMMON
COMMON
COMMON
COMMON
M3B
M3B
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
L3
DQ0
M3
DQ1
T3
DQ2
M2
DQ3
R3
DQ4
R2
DQ5
N2
DQ6
T2
DQ7
N3
DQM
P3
RDQS
P2
WDQS
M4A
M4A
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7
DQM RDQS WDQS
FBVDDQ
R85
R85
511
511
R1
1%
1%
0402
0402
R86
R86
1.3K
1.3K
R2
1%
1%
0402
0402
C GE
C61
C61 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
3,4,4,4
Hi Sub-Partition
ASSEMBLY PAGE DETAIL
FB_A-CS0-HI-32bit
M4C
M4C
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
IN
3,4
IN
3,4
IN
FBVDDQ
R690
R690 10K
10K
5%
5% 0402
0402 COMMON
COMMON
FBVDDQ
FBA_D16
16
F11
FBA_D17
17
G10
FBA_D18
18
B10
FBA_D19
19
E11
FBA_D20
20
C10
FBA_D21
21
F10
FBA_D22
22
C11
FBA_D23
23
B11
2
E10
2
2
6
D10 D11
FBA_D48
48
C3
FBA_D49
49
C2
FBA_D50
50
B3
FBA_D51
51
E2
FBA_D52
52
B2
FBA_D53
53
FBA_D54
54
FBA_D55
55
G3
6
E3
6
D3 D2
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL FBA 16/32Mx32 GDDR3 MEMORIES, FBA COMMAND BUS PU'S, FBA CLK TERMS
C571
C571 .047UF
.047UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
M3C
M3C
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7
DQM RDQS WDQS
M4B
M4B
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
DQ0 DQ1 DQ2 DQ3 DQ4
F3
DQ5
F2
DQ6 DQ7
DQM RDQS WDQS
FBA_CMD27
27
FBA_CMD8
8
CS0
FBA_CMD18
18
FBA_CMD10
10
FBA_CMD5
5
FBA_CMD13
13
FBA_CMD21FBA_CMD22
21
FBA_CMD20
20
FBA_CMD19
19
FBA_CMD25
25
FBA_CMD4
4
FBA_CMD9
9
FBA_CMD17
17
FBA_CMD6
6
FBA_CMD23
23
FBA_CMD16
16
FBA_CMD3
3
FBA_CMD12
12
FBA_CMD1
1
FBA_CMD11
11
FBA_CLK1 FBA_CLK1*
14
15
R563
R563 243
243
1%
1% 0402
0402 COMMON
COMMON
C62
C62 .047UF
.047UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
H3 F4 H9 F9
K4 H2 K3 M4
K9 H11 K10
L9 K11
M9
K2
L4
G4
G9 H10
H4
J11 J10
J2
J3
V4
V9
A9
A4
K1 K12
J1
J12
3
3
FBA_DQS_RN7
7
FBA_DQS_WP7
7
BGA136 COMMON
COMMON
BA0
CLK CLK
NC/RFU
SEN (GND)
NONMIRROR
NONMIRROR
RESET
MIRROR
ZQ
VDDA VDDA
VSSA VSSA
*CS1 is required 32Mx32 Memories
*CS1 is required 32Mx32 Memories
3
FBA_DQM7
7
NET
FBA_CLK0
3,4
IN
FBA_CLK0*
3,4
IN
FBA_CLK1
3,4
IN
FBA_CLK1*
3,4
IN
FBVDDQ
VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ
VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ
VREF VREF
M3D
M3D
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7
DQM RDQS WDQS
M4D
M4D
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7
DQM RDQS WDQS
VDD VDD VDD VDD VDD VDD VDD VDD
VSS VSS VSS VSS VSS VSS VSS VSS
F1 M1 A2 V2 A11 V11 F12 M12
A1 C1 E1 N1 R1 V1 C4 E4 J4 N4 R4 C9 E9 J9 N9 R9 A12 C12 E12 N12 R12 V12
B1 D1 P1 T1 G2 L2 B4 D4 P4 T4 B9 D9 P9 T9 G11 L11 B12 D12 P12 T12
G1 L1 A3 V3 A10 V10 G12 L12
H1 H12
DDR3:
FBA_VREF2 FBA_VREF3
VREF = 0.70 * FBVDDQ VREF = FBVDDQ * R2/(R1 + R2)
1.26V = 1.8V * 1.3K/(511 + 1.3K)
1.4V = 2.0V * 1.3K/(511 + 1.3K)
COMMON
COMMON
COMMON
COMMON
FBVDDQ
R88
R88 511
511
R1
1%
1%
0402
0402
R87
R87
1.3K
1.3K
R2
1%
1%
0402
0402
BA2RAS CSCAS CKEWE CASCS
A4A0 A5A1 A6A2 A9A3 A0A4 A1A5 A2A6 A11A7 A10A8/AP A3A9 A8/APA10 A7A11
BA1 BA0BA1 RASBA2
WECKE
NC/CS1NC/CS1
MIRROR
MIRROR
FBA_D24
24
C2
FBA_D25
25
G3
FBA_D26
26
E2
FBA_D27
27
B2
FBA_D28
28
F2
FBA_D29
29
B3
FBA_D30
30
F3
FBA_D31
31
C3 E3
D3 D2
FBA_D56
56
B10
FBA_D57
57
G10
FBA_D58
58
F10
FBA_D59
59
E11
FBA_D60
60
F11
FBA_D61
61
C10
FBA_D62
62
B11
FBA_D63
63
C11 E10
D10 D11
FBA_D[63..0]
3,4
BI
FBA_DQM[7..0]
3,4
BI
FBA_DQS_WP7
3,4
BI
FBA_DQS_RN7
3,4
BI
FBA_CMD27
3,4,4,4
BI
FBA_VREF0
BI
FBA_VREF1
BI
FBA_VREF2
BI
FBA_VREF3
BI
Termination for Sub-Partition and CLK MUST BE PLACED as close as possible to the BGA memory on the line BEFORE the MEMORY pin!!
Minimize the stub length!!
FBA_CMD[26..0]
3,4,4,4
IN
FBVDDQ
C63
C63 .1UF
.1UF
16V
16V 10%
10% X7R
X7R
R578
R578
0402
0402
511
511
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
R1
1%
1%
0402
0402
R577
R577
1.3K
1.3K
R2
1%
1%
0402
0402
FBA_CLK0 FBA_CLK0 FBA_CLK1 FBA_CLK1
0.900V 12MIL
0.900V 12MIL
0.900V 12MIL
0.900V 12MIL
2
0
24
22
13
4
5
6
C567
C567 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
FBA_CLK0
COMMON
COMMON
FBA_CLK0*
COMMON 0402
COMMON 0402
FBA_CLK1
COMMON
COMMON
FBA_CLK1*
COMMON
COMMON
NV_IMPEDANCEDIFFPAIR
NV_IMPEDANCE
MIN_LINE_WIDTH
FBA_CMD2
FBA_CMD0
FBA_CMD24
FBA_CMD22
FBA_CMD13
FBA_CMD4
FBA_CMD5
FBA_CMD6
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
R559
121 R559
121
0402
0402
1%
1%
R560
121 R560
121
1%
1%
R574
121 R574
121
0402
0402
1%
1%
R572
121 R572
121
0402
0402
1%
1%
600-10727-base-sch A
120
120
COMMON
COMMON
120
120
COMMON
COMMON
120
120
COMMON
COMMON
120
120
COMMON
COMMON
120 R562
120
COMMON5%0402
COMMON5%0402
120
120
COMMON
COMMON
120
120
COMMON
COMMON
120
120
COMMON
COMMON
NAME
NV_CRITICAL_NET
80DIFF 80DIFF 1 80DIFF 1 80DIFF 1
NV_CRITICAL_NET
40OHM 1 40OHM 1 40OHM 1 40OHM 1
40OHM 1
FBVDDQ
R557
R557
0402
0402
5%
5%
R565
R565
0402
0402
5%
5%
R570
R570
0402
0402
5%
5%
R566
R566
0402
0402
5%
5%
R562
R567
R567
0402
0402
5%
5%
R564
R564
0402
0402
5%
5%
R568
R568
0402
0402
5%
5%
FBVDDQ
R545
R545
80.6
80.6
1%
1% 0402
0402 DNI
FBA_CLK0_PU
12MIL 0.900V
FBA_CLK1_PU
12MIL 0.900V
DNI
C529
C529 .01UF
.01UF
6.3V
6.3V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
PAGEID DATE
HFDBA
1
1
2
3
4
R573
R573
80.6
80.6
1%
1% 0402
0402 DNI
DNI
C552
C552 .01UF
.01UF
6.3V
6.3V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
5
31-OCT-2007
www.vinafix.vn
Page 5
A B C D E F G H
FRAME BUFFER: PARTITION A DECOUPLING
Decoupling for FBA 0..31
Decoupling for FBA 32..63
1
C539
C539 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C543
C543 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C534
C534 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
10x 100nf 0402 5x 1uf 0603
PLACE NEAR MEMORY FBVDDQ PINS
C556
C556
C547
C547
.1UF
.1UF
.1UF
.1UF
16V
16V
16V
16V 10%
10%
10%
10% X5R
X5R
X5R
X5R 0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
C538
C538
C542
C542
.1UF
.1UF
.1UF
.1UF
16V
16V
16V
16V
10%
10%
10%
10%
X5R
X5R
X5R
X5R
0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
C544
C544
C557
C557
1UF
1UF
1UF
1UF
16V
16V
16V
16V
10%
10%
10%
10%
X5R
X5R
X5R
X5R
0603
0603
0603
0603
COMMON
COMMON
COMMON
COMMON
C560
C560 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C553
C553 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C563
C563 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C549
C549 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C562
C562 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C535
C535 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
FBVDDQ FBVDDQ
2
FBVDDQ below MEMORY:
Decoupling for FBA A1 0..31 Decoupling for FBA A1 0..31
3
4
FBVDDQ
C746
C746 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C747
C747 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C749
C749 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C748
C748 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C750
C750 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C751
C751 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C840
C840 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C839
C839 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
PLACE NEAR MEMORY FBVDD PINS
C561
C561
C546
C546
.1UF
.1UF
.1UF
.1UF
16V
16V
16V
16V
10%
10%
10%
10%
X5R
X5R
X5R
X5R
0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
C540
C540
C541
C541
.1UF
.1UF
.1UF
.1UF
16V
16V
16V
16V
10%
10%
10%
10%
X5R
X5R
X5R
X5R
0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
C545
C545
C533
C533
1UF
1UF
1UF
1UF
16V
16V
16V
16V
10%
10%
10%
10% X5R
X5R
X5R
X5R
0603
0603
0603
0603 COMMON
COMMON
COMMON
COMMON
FBVDDQ below MEMORY:
10x 100nf 0402 5x 1uf 0603
FBVDDQ
C841
C841 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C842
C842 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C844
C844 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C843
C843 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C548
C548 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C537
C537 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C532
C532 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C845
C845 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C846
C846 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C554
C554 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C550
C550 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C565
C565 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C850
C850 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C536
C536 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C555
C555 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C566
C566 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C847
C847 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
1
2
3
4
Return path coupling GND/FBVDDQ for FBA
C38
C38 .01UF
.01UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
PLACE NEAR CMD GTV PIONTS
C44
C44
C40
C40
.01UF
.01UF
.01UF
.01UF
6.3V
6.3V
6.3V
6.3V
10%
10%
10%
10%
X5R
X5R
X5R
X5R
0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
C39
C39 .01UF
.01UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C45
C45 .01UF
.01UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C42
C42
C655
C655
C640
.01UF
.01UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C640 .01UF
.01UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
.01UF
.01UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C GE
FBVDDQ
C41
C41
C43
C43
.01UF
.01UF
.01UF
.01UF
6.3V
6.3V
6.3V
6.3V 10%
10%
10%
10%
X5R
X5R
X5R
X5R
0402
0402
0402
0402
COMMON
COMMON
COMMON
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
COMMON
www.vinafix.vn
ASSEMBLY PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL FBA MEMORY FBVDDQ DECOUPLING CAPS
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
600-10727-base-sch A
NAME
5
PAGEID DATE
31-OCT-2007
HFDBA
Page 6
A B C D E F G H
G1D
G1D
BGA_0969_P080_290X290
BGA_0969_P080_290X290 COMMON
FBC_D[63..0]
7,7
BI
1
2
FBC_DQM[7..0]
7,7
3
4
OUT
FBC_DQS_WP[7..0]
7,7
BI
FBC_DQS_RN[7..0]
7,7
BI
SNN_FBC_WDS0 SNN_FBC_WDS0* SNN_FBC_WDS1 SNN_FBC_WDS1* SNN_FBC_WDS2 SNN_FBC_WDS2* SNN_FBC_WDS3 SNN_FBC_WDS3*
COMMON
3/16 FBC
3/16 FBC
FBC_D0
0
D11
FBC_D0
FBC_D1
1
E11
FBC_D1
FBC_D2
2
F10
FBC_D2
FBC_D3
3
D8
FBC_D3
FBC_D4
4
F8
FBC_D4
FBC_D5
5
F9
FBC_D5
FBC_D6
6
E8
FBC_D6
FBC_D7
7
F12
FBC_D7
FBC_D8
8
B11
FBC_D8
FBC_D9
9
C13
FBC_D9
FBC_D10
10
A11
FBC_D10
FBC_D11
11
B8
FBC_D11
FBC_D12
12
A8
FBC_D12
FBC_D13
13
C8
FBC_D13
FBC_D14
14
C11
FBC_D14
FBC_D15
15
C10
FBC_D15
FBC_D16
16
D12
FBC_D16
FBC_D17
17
E13
FBC_D17
FBC_D18
18
F17
FBC_D18
FBC_D19
19
F15
FBC_D19
FBC_D20
20
F16
FBC_D20
FBC_D21
21
E16
FBC_D21
FBC_D22
22
F14
FBC_D22
FBC_D23
23
F13
FBC_D23
FBC_D24
24
D13
FBC_D24
FBC_D25
25
A13
FBC_D25
FBC_D26
26
B13
FBC_D26
FBC_D27
27
A14
FBC_D27
FBC_D28
28
C16
FBC_D28
FBC_D29
29
A17
FBC_D29
FBC_D30
30
B16
FBC_D30
FBC_D31
31
D16
FBC_D31
FBC_D32
32
D24
FBC_D32
FBC_D33
33
D26
FBC_D33
FBC_D34
34
E25
FBC_D34
FBC_D35
35
F25
FBC_D35
FBC_D36
36
F27
FBC_D36
FBC_D37
37
E28
FBC_D37
FBC_D38
38
F28
FBC_D38
FBC_D39
39
D29
FBC_D39
FBC_D40
40
A25
FBC_D40
FBC_D41
41
B25
FBC_D41
FBC_D42
42
D25
FBC_D42
FBC_D43
43
C26
FBC_D43
FBC_D44
44
C28
FBC_D44
FBC_D45
45
B28
FBC_D45
FBC_D46
46
A28
FBC_D46
FBC_D47
47
A29
FBC_D47
FBC_D48
48
E29
FBC_D48
FBC_D49
49
F29
FBC_D49
FBC_D50
50
D30
FBC_D50
FBC_D51
51
E31
FBC_D51
FBC_D52
52
C33
FBC_D52
FBC_D53
53
D33
FBC_D53
FBC_D54
54
F32
FBC_D54
FBC_D55
55
E32
FBC_D55
FBC_D56
56
B29
FBC_D56
FBC_D57
57
C29
FBC_D57
FBC_D58
58
B31
FBC_D58
FBC_D59
59
C31
FBC_D59
FBC_D60
60
B32
FBC_D60
FBC_D61
61
C32
FBC_D61
FBC_D62
62
B34
FBC_D62
FBC_D63
63
B35
FBC_D63
FBC_DQM0
0
F11
FBC_DQM0
FBC_DQM1
1
D10
FBC_DQM1
FBC_DQM2
2
D15
FBC_DQM2
FBC_DQM3
3
A16
FBC_DQM3
FBC_DQM4
4
D27
FBC_DQM4
FBC_DQM5
5
D28
FBC_DQM5
FBC_DQM6
6
D34
FBC_DQM6
FBC_DQM7
7
A34
FBC_DQM7
FBC_DQS_WP0
0
E10
FBC_DQS_WP0
FBC_DQS_WP1
1
A10
FBC_DQS_WP1
FBC_DQS_WP2
2
D14
FBC_DQS_WP2
FBC_DQS_WP3
3
C14
FBC_DQS_WP3
FBC_DQS_WP4
4
E26
FBC_DQS_WP4
FBC_DQS_WP5
5
B26
FBC_DQS_WP5
FBC_DQS_WP6
6
D32
FBC_DQS_WP6
FBC_DQS_WP7
7
A32
FBC_DQS_WP7
FBC_DQS_RN0
0
D9
FBC_DQS_RN0
FBC_DQS_RN1
1
B10
FBC_DQS_RN1
FBC_DQS_RN2
2
E14
FBC_DQS_RN2
FBC_DQS_RN3
3
B14
FBC_DQS_RN3
FBC_DQS_RN4
4
F26
FBC_DQS_RN4
FBC_DQS_RN5
5
A26
FBC_DQS_RN5
FBC_DQS_RN6
6
D31
FBC_DQS_RN6
FBC_DQS_RN7
7
A31
FBC_DQS_RN7
G11
RFU
G12
RFU
G14
RFU
G15
RFU
G24
RFU
G25
RFU
G27
RFU
G28
RFU
G96 only
G96 only
FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ FBVDDQ
FBC_CMD0 FBC_CMD1 FBC_CMD2 FBC_CMD3 FBC_CMD4 FBC_CMD5 FBC_CMD6 FBC_CMD7 FBC_CMD8 FBC_CMD9 FBC_CMD10 FBC_CMD11 FBC_CMD12 FBC_CMD13 FBC_CMD14 FBC_CMD15 FBC_CMD16 FBC_CMD17 FBC_CMD18 FBC_CMD19 FBC_CMD20 FBC_CMD21 FBC_CMD22 FBC_CMD23 FBC_CMD24 FBC_CMD25 FBC_CMD26 FBC_CMD27 FBC_CMD28 FBC_CMD29 FBC_CMD30
FBC_CLK0 FBC_CLK0 FBC_CLK1 FBC_CLK1
FBC_DEBUG
FBAC_DLLAVDD FBAC_PLLAVDD
FBCAL_PD_VDDQ
FBCAL_PU_GND
FBCAL_TERM_GND
FBVDDQ
N27 P27 R27 T27 U27 U29 V27 V29 V34 W27 Y27
NET MIN_LINE_WIDTH
FB_CAL_PD
BI
FB_CAL_PU
BI
FB_CAL_TERM
BI
10MIL 10MIL 10MIL
1
2
FBC_CMD[27..0]
FBC_CMD0
0
C17
FBC_CMD1
1
B19
FBC_CMD2
2
D18
FBC_CMD3
3
F21
FBC_CMD4
4
A23
FBC_CMD5
5
D21
FBC_CMD6
6
B23
FBC_CMD7
E20
FBC_CMD8
8
G21
FBC_CMD9
9
F20
FBC_CMD10
10
F19
FBC_CMD11
11
F23
FBC_CMD12
12
A22
FBC_CMD13
13
C22
FBC_CMD14
14
B17
FBC_CMD15
15
F24
FBC_CMD16
16
C25
FBC_CMD17
17
E22
FBC_CMD18
18
C20
FBC_CMD19
19
B22
FBC_CMD20
20
A19
FBC_CMD21
21
D22
FBC_CMD22
22
D20
FBC_CMD23
23
E19
FBC_CMD24
24
D19
FBC_CMD25
25
F18
SNN_FBC_CMD26
C19
FBC_CMD27
27
F22
SNN_FBC_CMD28
C23
SNN_FBC_CMD29
B20
SNN_FBC_CMD30
A20
FBC_CLK0
E17
FBC_CLK0*
D17
FBC_CLK1
D23
FBC_CLK1*
E23
FBC_DEBUG
G19
7,7
OUT
3
7,7
OUT
7,7
OUT
7,7
OUT
7,7
OUT
R603
FBVDDQ
40.2
R603
40.2
COMMON
COMMON
0402
0402
1%
1%
4
Place close to GPU
J19 J18
FB_CAL_PD_VDDQ
K27
FB_CAL_PU_GND
L27
FB_CAL_TERM_GND
M27
R592
R592
0402
0402
R594
R595 40.2
R595 40.2
0402
0402
FB_PLLAVDD
FBVDDQ
40.2
40.2
COMMON
COMMON
1%
1%
40.2R594
40.2
COMMON0402
COMMON0402
1%
1%
COMMON
COMMON
1%
1%
C602
C602 .01UF
.01UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
C596
C596 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
3,3
OUT
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
C GE
www.vinafix.vn
ASSEMBLY PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL FBC MEMORY INTERFACE
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
600-10727-base-sch A
NAME
5
PAGEID DATE
31-OCT-2007
HFDBA
Page 7
A B C D E F G H
FRAMEBUFFER: PARTITION C 16/32Mx32 BGA136 GDDR3
FB_C-CS0-LOW-32bit FB_C-CS0-HI-32bit
M1E
M1E
BGA_0136_P080_140X120
FBC_CMD[27..0] FBC_CMD[27..0]
6,7
IN
1
Low Sub-Partition
6,7
IN
6,7
IN
2
R744
R744 10K
10K
5%
5% 0402
0402 COMMON
COMMON
3
FBC_CMD1
1
FBC_CMD10
10
FBC_CMD11
11
FBC_CMD8
8
CS0
FBC_CMD19
19
FBC_CMD25
25 22
FBC_CMD24
24
FBC_CMD0
0
FBC_CMD2
2
FBC_CMD21
21
FBC_CMD16
16
FBC_CMD23
23
FBC_CMD20
20
FBC_CMD17
17
FBC_CMD9
9
FBC_CMD12
12
FBC_CMD3
3
FBC_CMD27
27
FBC_CMD18
18
FBC_CLK0 FBC_CLK0*
SNN_FBC0_NC1 SNN_FBC1_NC1
FBC_CMD14 FBC_CMD14
14
FBC_DEBUG_SEN0 FBC_DEBUG_SEN1
FBC_CMD15 FBC_CMD15
15
FBC_CMD15
FBC_CMD18
R600
R600
R597
R597
10K
10K
10K
10K
5%
5%
5%
5%
0402
0402
0402
0402 COMMON
COMMON
COMMON
COMMON
FBVDDQ
C716
C716 .047UF
.047UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
H3
RAS BA2
F4
CAS CS
H9
WE CKE
F9
CS CAS
K4 H2 K3 M4
K9 H11 K10
L9
K11
M9
K2
L4
G4
G9 H10
H4 J11 J10
J2 J3
V4
V9
A9
FBC_ZQ0 FBC_ZQ1
A4
R625
R625 243
243
1%
1% 0402
0402 COMMON
COMMON
K1 K12
C728
C728 .047UF
.047UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
J1
J12
6,7 6,7 6,7 6,7
A2 A6
A4 A0 A5 A1 A6 A2 A7 A11 A8/AP A10
A11 A7
BA0
CKE WE CLK CLK
NC/RFU
SEN (GND)
NONMIRROR
NONMIRROR
RESET
MIRROR
ZQ
VDDA VDDA
VSSA VSSA
*CS1 is required 32Mx32 Memories
*CS1 is required 32Mx32 Memories
FBC_D[63..0]
BI
FBC_DQM[7..0]
BI
FBC_DQS_RN[7..0]
BI
FBC_DQS_WP[7..0]
BI
NC/CS1NC/CS1
MIRROR
MIRROR
A4A0 A5A1
A9A3
A3A9 A8/APA10
BA1 BA0BA1
RASBA2
4
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
FBVDDQ
F1
VDD
M1
VDD
A2
VDD
V2
VDD
A11
VDD
V11
VDD
F12
VDD
M12
VDD
A1
VDDQ
C1
VDDQ
E1
VDDQ
N1
VDDQ
R1
VDDQ
V1
VDDQ
C4
VDDQ
E4
VDDQ
J4
VDDQ
N4
VDDQ
R4
VDDQ
C9
VDDQ
E9
VDDQ
J9
VDDQ
N9
VDDQ
R9
VDDQ
A12
VDDQ
C12
VDDQ
E12
VDDQ
N12
VDDQ
R12
VDDQ
V12
VDDQ
B1
VSSQ
D1
VSSQ
P1
VSSQ
T1
VSSQ
G2
VSSQ
L2
VSSQ
B4
VSSQ
D4
VSSQ
P4
VSSQ
T4
VSSQ
B9
VSSQ
D9
VSSQ
P9
VSSQ
T9
VSSQ
G11
VSSQ
L11
VSSQ
B12
VSSQ
D12
VSSQ
P12
VSSQ
T12
VSSQ
G1
VSS
L1
VSS
A3
VSS
V3
VSS
A10
VSS
V10
VSS
G12
VSS
L12
VSS
FBC_VREF0
H1
VREF
FBC_VREF1
H12
VREF
VREF = 0.70 * FBVDDQ
DDR3:
VREF = FBVDDQ * R2/(R1 + R2)
1.26V = 1.8V * 1.3K/(511 + 1.3K)
1.4V = 2.0V * 1.3K/(511 + 1.3K)
FBC_D0
0
FBC_D1
1
FBC_D2
2
FBC_D3
3
FBC_D4
4
FBC_D5
5
FBC_D6
6
FBC_D7
7
FBC_DQM0 FBC_DQM1 FBC_DQM2 FBC_DQM3
0
FBC_DQS_RN0 FBC_DQS_RN1 FBC_DQS_RN2 FBC_DQS_RN3
0
FBC_DQS_WP0 FBC_DQS_WP1 FBC_DQS_WP2 FBC_DQS_WP3
0
FBC_D32
32
FBC_D33
33
FBC_D34
34
FBC_D35
35
FBC_D36
36
FBC_D37
37
FBC_D38
38
FBC_D39
39
FBC_DQM4 FBC_DQM5 FBC_DQM6
4
FBC_DQS_RN4 FBC_DQS_RN5 FBC_DQS_RN6
4
FBC_DQS_WP4 FBC_DQS_WP5 FBC_DQS_WP6
4
M1A
M1A
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
G10
DQ0
F10
DQ1
C10
DQ2
B10
DQ3
E11
DQ4
C11
DQ5
B11
DQ6
F11
DQ7
E10
DQM
D10
RDQS
D11
WDQS
M2E
M2E
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
R2
DQ0
R3
DQ1
T2
DQ2
T3
DQ3
L3
DQ4
M3
DQ5
N2
DQ6
M2
DQ7
N3
DQM
P3
RDQS
P2
WDQS
FBC Partition
136BGA CMD Mapping
CMD
CMD1
CMD11 CMD18 CMD15 CMD8
CMD19 CMD25
CMD22 CMD24
CMD2
CMD4 CMD6 CMD5 CMD13
CMD21 CMD16 CMD23 CMD20 CMD17 CMD9 CMD14
CMD12 CMD3 CMD27
FBVDDQ
R622
R622
511
511
1%
1%
R1
0402
0402
COMMON
COMMON
R619
R619
1.3K
1.3K
1%
1%
R2
0402
0402
COMMON
COMMON
ADDR
RAS* CAS*CMD10 WE* CKE RESET/ODT CS0*
A<0> A<1>
A<2> A<3> A<4>CMD0 A<5>
A<2> A<3> A<4> A<5>
A<6> A<7> A<8> A<9> A<10 A<11> A<12>
BA0 BA1 BA2
C725
C725 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
Low Sub-Partition
Hi Sub-Partition
1
5
COMMON
COMMON
COMMON
COMMON
FBVDDQ
R80
R80 511
511
1%
1%
0402
0402
R81
R81
1.3K
1.3K
1%
1%
0402
0402
8 9 10 11 12 13 14 15
1
1
40 41 42 43 44 45 46 47
5
5
C GE
NET
FBC_CLK0
6,7
IN
FBC_CLK0*
6,7
IN
FBC_CLK1
6,7
IN
FBC_CLK1*
6,7
FBVDDQ
IN
FBC_D[63..0]
6,7
BI
FBC_DQM[7..0]
6,7
BI
FBC_DQS_WP7
6,7
BI
FBC_DQS_RN7
6,7
BI
FBC_CMD[27..0]
6,7
IN
FBC_VREF0
BI
FBC_VREF1
BI
FBC_VREF2
BI
FBC_VREF3
BI
R1
C47
C47 .1UF
.1UF
FBVDDQ
16V
16V 10%
10%
R2
X7R
X7R 0402
0402 COMMON
COMMON
R581
R581
511
511
1%
1%
0402
0402
COMMON
COMMON
R580
R580
1.3K
1.3K
1%
1%
0402
0402
COMMON
COMMON
FBC_CLK0
FBC_CLK0*
FBC_CLK1
FBC_CLK1*
M2C
M2C
BGA_0136_P080_140X120
BGA_0136_P080_140X120
BGA136
BGA136 COMMON
M1C
M1C
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7
DQM RDQS WDQS
M2B
M2B
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
F2
DQ0
E2
DQ1
G3
DQ2
B2
DQ3
F3
DQ4
C3
DQ5
C2
DQ6
B3
DQ7
E3
DQM
D3
RDQS
D2
WDQS
COMMON
H3 F4 H9 F9
K4 H2 K3 M4
K9 H11 K10
L9 K11
M9
K2
L4
G4
G9 H10
H4
J11 J10
J2
J3
V4
V9
A9
A4
K1 K12
J1
J12
*CS1 is required 32Mx32 Memories
*CS1 is required 32Mx32 Memories
BA2RAS CAS CS WE CKE CS CAS
A4A0 A1 A5 A2 A6 A3 A9 A4 A0 A5 A1 A6 A2
A11A7
A10A8/AP A9 A3
A8/APA10
A7A11
BA0
BA1 BA1 BA0 BA2 RAS
WECKE CLK CLK
NC/RFU NC/CS1 NC/CS1 SEN (GND)
NONMIRROR
MIRROR
NONMIRROR
MIRROR
RESET
MIRROR
ZQ
VDDA VDDA
VSSA VSSA
3
3
FBC_DQS_RN7
7
FBC_DQS_WP7
7
FBC_CMD27
27
FBC_CMD8
8
CS0
FBC_CMD18
18
FBC_CMD10
10
FBC_CMD5
5
FBC_CMD13
13
FBC_CMD21FBC_CMD22
21
FBC_CMD20
20
FBC_CMD19
19
FBC_CMD25
Hi Sub-Partition
6,7 6,7
R745
R745 10K
10K
5%
5% 0402
0402 COMMON
COMMON
R1
C37
C37 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
M1B
M1B
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
FBC_D8
F3
DQ0
FBC_D9
G3
DQ1
FBC_D10
E2
DQ2
FBC_D11
B3
DQ3
FBC_D12
C3
DQ4
FBC_D13
B2
DQ5
FBC_D14
F2
DQ6
FBC_D15
C2
DQ7
E3
DQM
D3
RDQS
D2
WDQS
M2A
M2A
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
FBC_D40
M10
DQ0
FBC_D41
L10
DQ1
FBC_D42
N11
DQ2
FBC_D43
T10
DQ3
FBC_D44
T11
DQ4
FBC_D45
R11
DQ5
FBC_D46
R10
DQ6
FBC_D47
M11
DQ7
N10
DQM
P10
RDQS
P11
WDQS
ASSEMBLY PAGE DETAIL
25
FBC_CMD4
4
FBC_CMD9
9
FBC_CMD17
17
FBC_CMD6
6
FBC_CMD23
23
FBC_CMD16
16
FBC_CMD3
3
FBC_CMD12
12
FBC_CMD1
1
FBC_CMD11
11
FBVDDQ
2
6
FBC_CLK1 FBC_CLK1*
14
15
R579
R579 243
243
1%
1% 0402
0402 COMMON
COMMON
C46
C46
C576
C576
.047UF
.047UF
.047UF
.047UF
16V
16V
16V
16V
10%
10%
10%
10%
X7R
X7R
X7R
X7R
0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
FBC_D16
16
M10
FBC_D17
17
L10
FBC_D18
18
R11
FBC_D19
19
T10
FBC_D20
20
T11
FBC_D21
21
R10
FBC_D22
22
N11
FBC_D23
23
M11
2
N10
2
P10 P11
FBC_D48
48
FBC_D49
49
FBC_D50
50
FBC_D51
51
FBC_D52
52
FBC_D53
53
FBC_D54
54
FBC_D55
55
6
6
IN IN
FBVDDQ
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL FBC 16/32MX32 GDDR3 MEMORIES, FBC CMD BUS PU'S, FBC CLK TERMS
FBVDDQ
F1
VDD
M1
VDD
A2
VDD
V2
VDD
A11
VDD
V11
VDD
F12
VDD
M12
VDD
A1
VDDQ
C1
VDDQ
E1
VDDQ
N1
VDDQ
R1
VDDQ
V1
VDDQ
C4
VDDQ
E4
VDDQ
J4
VDDQ
N4
VDDQ
R4
VDDQ
C9
VDDQ
E9
VDDQ
J9
VDDQ
N9
VDDQ
R9
VDDQ
A12
VDDQ
C12
VDDQ
E12
VDDQ
N12
VDDQ
R12
VDDQ
V12
VDDQ
B1
VSSQ
D1
VSSQ
P1
VSSQ
T1
VSSQ
G2
VSSQ
L2
VSSQ
B4
VSSQ
D4
VSSQ
P4
VSSQ
T4
VSSQ
B9
VSSQ
D9
VSSQ
P9
VSSQ
T9
VSSQ
G11
VSSQ
L11
VSSQ
B12
VSSQ
D12
VSSQ
P12
VSSQ
T12
VSSQ
G1
VSS
L1
VSS
A3
VSS
V3
VSS
A10
VSS
V10
VSS
G12
VSS
L12
VSS
FBC_VREF2
H1
VREF
FBC_VREF3
H12
VREF
VREF = 0.70 * FBVDDQ
DDR3:
VREF = FBVDDQ * R2/(R1 + R2)
1.26V = 1.8V * 1.3K/(511 + 1.3K)
1.4V = 2.0V * 1.3K/(511 + 1.3K)
M1D
M1D
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
FBC_D24
24
M2
DQ0
FBC_D25
25
M3
DQ1
FBC_D26
26
L3
DQ2
FBC_D27
27
N2
DQ3
FBC_D28
28
R2
DQ4
FBC_D29
29
R3
DQ5
FBC_D30
30
T2
DQ6
FBC_D31
31
T3
DQ7
3
N3
DQM
P3
RDQS
P2
WDQS
M2D
M2D
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
FBC_D56
56
G10
DQ0
FBC_D57
57
F11
DQ1
FBC_D58
58
E11
DQ2
FBC_D59
59
F10
DQ3
FBC_D60
60
B11
DQ4
FBC_D61
61
C11
DQ5
FBC_D62
62
B10
DQ6
FBC_D63
63
C10
DQ7
FBC_DQM7
7
E10
DQM
D10
RDQS
D11
WDQS
COMMON
COMMON
COMMON
COMMON
R83
R83 511
511
1%
1%
0402
0402
R82
R82
1.3K
1.3K
1%
1%
0402
0402
DIFFPAIR
FBC_CLK0 FBC_CLK0 FBC_CLK1 FBC_CLK1
0.900V 12MIL
0.900V 12MIL
0.900V 12MIL
Termination for Sub-Partition and CLK MUST BE PLACED as close as possible to the BGA memory on the line BEFORE the MEMORY pin!!
Minimize the stub length!!
FBC_CMD[26..0]
R1
R2R2
2
0
24
22
13
4
5
6
C593
C593 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
R613
121 R613
121
0402
COMMON
0402
COMMON
1%
1%
R618
121 R618
121
COMMON1%0402
COMMON1%0402
R587
121 R587
121
COMMON 0402
COMMON 0402
1%
1%
R588
121 R588
121
COMMON 0402
COMMON 0402
1%
1%
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
FBC_CMD2
FBC_CMD0
FBC_CMD24
FBC_CMD22
FBC_CMD13
FBC_CMD4
FBC_CMD5
FBC_CMD6
NAME
NV_IMPEDANCE NV_CRITICAL_NET
80DIFF 1
NV_IMPEDANCE NV_CRITICAL_NET
40OHM 1 40OHM 1
MIN_LINE_WIDTH
12MIL0.900V
R617
120 R617
120
COMMON 0402
COMMON 0402
5%
5%
R614
120
R614
120
COMMON
0402
COMMON
0402
5%
5%
R609
120 R609
120
COMMON5%0402
COMMON5%0402
R611
120 R611
120
COMMON5%0402
COMMON5%0402
R582
120
R582
120
COMMON
0402
COMMON
0402
5%
5%
R584
120 R584
120
COMMON5%0402
COMMON5%0402
R585
120 R585
120
COMMON5%0402
COMMON5%0402
R586
120
R586
120
COMMON
COMMON
0402
0402
5%
5%
R616
R616
80.6
80.6
1%
1% 0402
0402 COMMON
FBC_CLK0_PU
12MIL 0.900V
FBC_CLK1_PU
12MIL 0.900V
COMMON
C727
C727 .01UF
.01UF
6.3V
6.3V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
600-10727-base-sch A
FBVDDQ
FBVDDQ
R590
R590
80.6
80.6
1%
1% 0402
0402 COMMON
COMMON
HFDBA
C609
C609 .01UF
.01UF
6.3V
6.3V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
180DIFF 180DIFF 180DIFF
140OHM 140OHM
140OHM
1
2
3
4
5
PAGEID DATE
31-OCT-2007
www.vinafix.vn
Page 8
A B C D E F G H
FRAMEBUFFER: PARTITION C DECOUPLING
Decoupling for FBC 0..31
1
2
FBVDDQ FBVDDQ
PLACE NEAR MEMORY FBVDDQ PINS
C738
C738
C711
C711
.1UF
.1UF
.1UF
.1UF
16V
16V
16V
16V
10%
10%
10%
10%
X5R
X5R
X5R
X5R
0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
C724
C724
C722
C722
.1UF
.1UF
.1UF
.1UF
16V
16V
16V
16V
10%
10%
10%
10%
X5R
X5R
X5R
X5R
0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
C708
C708
C712
C712
1UF
1UF
1UF
1UF
16V
16V
16V
16V
10%
10%
10%
10%
X5R
X5R
X5R
X5R
0603
0603
0603
0603
COMMON
COMMON
COMMON
COMMON
FBVDDQ below MEMORY:
10x 100nf 0402 5x 1uf 0603
C691
C691 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C740
C740 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C737
C737 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C694
C694 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C733
C733 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C704
C704 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C732
C732 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C741
C741 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C736
C736 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
Decoupling for FBC C1 0..31 Decoupling for FBC C1 32..63
3
4
FBVDDQ
C851
C851 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C852
C852 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C854
C854 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C853
C853 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C855
C855 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C856
C856 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C858
C858 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C857
C857 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
Decoupling for FBC 32..63
PLACE NEAR MEMORY FBVDDQ PINS
C606
C606
C582
C582
.1UF
.1UF
.1UF
.1UF
16V
16V
16V
16V 10%
10%
10%
10% X5R
X5R
X5R
X5R 0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
C587
C587
C614
C614
.1UF
.1UF
.1UF
.1UF
16V
16V
16V
16V
10%
10%
10%
10%
X5R
X5R
X5R
X5R
0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
C575
C575
C610
C610
1UF
1UF
1UF
1UF
16V
16V
16V
16V 10%
10%
10%
10% X5R
X5R
X5R
X5R
0603
0603
0603
0603
COMMON
COMMON
COMMON
COMMON
FBVDDQ below MEMORY:
10x 100nf 0402 5x 1uf 0603
FBVDDQ
C859
C859 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C860
C860 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C862
C862 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C861
C861 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C598
C598 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C584
C584 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C585
C585 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C863
C863 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C864
C864 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C595
C595 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C600
C600 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C627
C627 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C866
C866 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C592
C592 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C607
C607 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C579
C579 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C865
C865 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
AA11 AA12 AA13 AA14 AA15 AA16 AA17 AA18 AA19
AA2 AA20 AA21 AA22 AA23 AA24 AA25 AA34
AA5 AB12 AB14 AB16 AB18 AB20 AB22 AB24
AC9 AD11 AD13 AD15 AD17
AD2 AD21 AD23 AD25 AD31 AD34
AD5 AE11 AE12 AE13 AE14 AE15 AE16 AE17 AE18 AE19 AE20 AE21 AE22 AE23 AE24 AE25
AG2 AG31 AG34
AG5
AK2 AK31 AK34
AK5 AL12 AL15 AL18 AL21 AL24 AL27 AL30
AL6
AL9
AN2 AN34 AP12 AP15 AP18 AP21 AP24 AP27
AP3 AP30 AP33
AP6
AP9
B12
B15
B21
B24
B27
B3 B30 B33
B6
B9
C2 C34 E12
G1E
G1E
BGA_0969_P080_290X290
BGA_0969_P080_290X290 COMMON
COMMON
15/16 GND
15/16 GND
GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND
E15
GND
E18
GND
E24
GND
E27
GND
E30
GND
E6
GND
E9
GND
F2
GND
F31
GND
F34
GND
F5
GND
J2
GND
J31
GND
J34
GND
J5
GND
L9
GND
M11
GND
M13
GND
M15
GND
M17
GND
M19
GND
M2
GND
M21
GND
M23
GND
M25
GND
M31
GND
M34
GND
M5
GND
N11
GND
N12
GND
N13
GND
N14
GND
N15
GND
N16
GND
N17
GND
N18
GND
N19
GND
N20
GND
N21
GND
N22
GND
N23
GND
N24
GND
N25
GND
P12
GND
P14
GND
P16
GND
P18
GND
P20
GND
P22
GND
P24
GND
R2
GND
R31
GND
R34
GND
R5
GND
T11
GND
T13
GND
T15
GND
T17
GND
T19
GND
T21
GND
T23
GND
T25
GND
U11
GND
U12
GND
U13
GND
U14
GND
U15
GND
U16
GND
U17
GND
U18
GND
U19
GND
U20
GND
U21
GND
U22
GND
U23
GND
U24
GND
U25
GND
V12
GND
V14
GND
V16
GND
V18
GND
V2
GND
V20
GND
V22
GND
V24
GND
V31
GND
V5
GND
V9
GND
Y11
GND
Y13
GND
Y15
GND
Y17
GND
Y19
GND
Y21
GND
Y23
GND
Y25
GND
1
2
3
4
Return path coupling GND/FBVDDQ for FBC
C54
C54 .01UF
.01UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
PLACE NEAR CMD GTV PIONTS
C53
C53
C56
C56
.01UF
.01UF
.01UF
.01UF
6.3V
6.3V
6.3V
6.3V 10%
10%
10%
10%
X5R
X5R
X5R
X5R
0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
C60
C60 .01UF
.01UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C52
C52 .01UF
.01UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C590
C590
C57
C57
C588
.01UF
.01UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C588 .01UF
.01UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
.01UF
.01UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C GE
FBVDDQ
C51
C51
C58
C58
.01UF
.01UF
.01UF
.01UF
6.3V
6.3V
6.3V
6.3V
10%
10%
10%
10%
X5R
X5R
X5R
X5R
0402
0402
0402
0402
COMMON
COMMON
COMMON
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
COMMON
www.vinafix.vn
ASSEMBLY PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL FBC MEMORY FBVDDQ DECOUPLING CAPS, GPU GND CONNECTIONS
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
600-10727-base-sch A
NAME
5
PAGEID DATE
31-OCT-2007
HFDBA
Page 9
A B C D E F G H
NET_NAME NV_CRITICAL_NET
DAC_VDD
9,10,14
IN
DACA_VREF
IN
DACA_RSET
IN
DACA_RED
BI
DACA_GREEN
BI
DACA_BLUE
BI
DACA_RED_C
BI
DACA_GREEN_C
BI
1
DACA_BLUE_C
BI
DACA_GND_CMC
9,11
IN
DACA_RED_CMC
9,11
BI
DACA_GREEN_CMC
9,11
BI
DACA_BLUE_CMC
9,11
BI
DACA_HSYNC
BI
DACA_VSYNC
BI
DACA_HSYNC_R
BI
DACA_VSYNC_R
BI
DACA_VSYNC_BUF
BI
DACA_HSYNC_BUF
BI
DACA_VSYNC_C
9,11
BI
DACA_HSYNC_C
9,11
BI
1 75OHM 1 75OHM
1 75OHM
1 75OHM
1 50OHM
75OHM1
75OHM1 75OHM1
75OHM1 75OHM1
50OHM1 50OHM1 50OHM1 50OHM1
50OHM1 50OHM1 50OHM1
2
MIN_LINE_WIDTHIMPEDANCE
0V 12MIL
12MIL3.3V
12MIL 12MIL
Primary Display (DACA), DVI-I
DACA RGB-FILTER
1
U508C
U508C
QSOP16
QSOP16 COMMON
COMMON
XSOP16_SECT
XSOP16_SECT
A7B
6
BE
5
HYBRID_PWREN
10,18,18
IN
14 15
U508E
U508E
QSOP16
QSOP16 COMMON
COMMON
XSOP16_SECT
XSOP16_SECT
A13B
BE
I2CA_SDA_R I2CA_SDA_T
R700
335%R700
33
COMMON0402
COMMON0402
5%
I2CA_SCL_R I2CA_SCL_T
R698
33
R698
33
0402
COMMON
0402
COMMON
5%
5%
BI
R708 33
R708 33
04025%COMMON
04025%COMMON
BI
R707 33
R707 33
04025%COMMON
04025%COMMON
18
18
R714
R714
2.2K
2.2K
5%
5% 0402
0402 COMMON
COMMON
R713
R713
2.2K
2.2K
5%
5% 0402
0402 COMMON
COMMON
5V
EMI filter, place close to DVI
LB513
180R@100MHz
LB513
180R@100MHz
IND_SMD_0603
COMMON
IND_SMD_0603
LB510
IND_SMD_0603COMMON
IND_SMD_0603COMMON
COMMON
180R@100MHzLB510
180R@100MHz
D528
D528
SOT23
SOT23
3
100V
100V 100mA
100mA COMMON
COMMON
5V
1 2
5V
D527
D527
SOT23
SOT23
3
100V
100V 100mA
100mA COMMON
COMMON
1 2
C790
C790 22PF
22PF
50V
50V 5%
5% C0G
C0G 0402
0402 COMMON
COMMON
C785
C785 22PF
22PF
50V
50V 5%
5% C0G
C0G 0402
0402 COMMON
COMMON
I2CA_SDA_C
I2CA_SCL_C
11
OUT
11
OUT
2
9,10,14
C721
C721 1UF
1UF
6.3V
6.3V X5R
X5R 0402
0402 COMMON
COMMON
OUT
DAC_VDD
DACA_VREF
C673
C673 .1UF
.1UF
10V
10V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
DACA_RSET
R602
R602 124
124
1%
1% 0402
0402 COMMON
COMMON
C678
C678 470PF
470PF
10%
10%
10%
10%
50V
50V X7R
X7R 0402
0402 COMMON
COMMON
3V3_F
LB506 120R@100MHz
LB506 120R@100MHz
COMMONIND_SMD_0402
COMMONIND_SMD_0402
3
AJ12 AK12 AK13
G1F
G1F
BGA_0969_P080_290X290
BGA_0969_P080_290X290 COMMON
COMMON
4/16 DACA
4/16 DACA
DACA_VDD
DACA_VREF
DACA_RSET
I2CA_SCL
I2CA_SDA
DACA_HSYNC
DACA_VSYNC
DACA_RED
DACA_GREEN
DACA_BLUE
I2CA_SCL
G1
I2CA_SDA
G4
DACA_HSYNC
AM13
DACA_VSYNC
AL13
AM15 AM14 AL14
Route DAC RGB with ~37.5ohm Impedence
DACA_RED
R599
R599 150
150
1%
1% 0402
0402 COMMON
R601
R601 150
150
1%
1% 0402
0402 COMMON
COMMON
COMMON
DACA_GREEN
4
FOR ESD DIODES
5V 3V3_F
C775
C775
4.7UF
4.7UF
6.3V
6.3V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C18
C18 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
Place near ESD diodes.
DACA_BLUE
R604
R604 150
150
1%
1% 0402
0402 COMMON
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
C GE
COMMON
5V
U507D
U507D
13
11
SOIC14
SOIC14
12
COMMON
COMMON
7 14
PLACE NEAR SYNC BUFFER
5V
U507C
U507C
10
8
SOIC14
SOIC14
9
COMMON
COMMON
7 14
3V3_F
D5
D5
215MA
215MA
3
70V
70V SOT23
SOT23 COMMON
COMMON
1 2
3V3_F
D6
D6
215MA
215MA
3
70V
70V SOT23
SOT23 COMMON
COMMON
1 2
3V3_F
D4
D4
215MA
215MA
3
70V
70V SOT23
SOT23 COMMON
COMMON
1 2
ASSEMBLY PAGE DETAIL
DACA_VSYNC_BUF
5V
DACA_HSYNC_BUF
C770
C770 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
DACA_VSYNC_R
R695
33R695
33
COMMON0402
COMMON0402
5%
5%
5V
3
DACA_HSYNC_R
R696
33
R696
33
0402
COMMON
0402
COMMON
5%
5%
5V
3
L11 27nH
L11 27nH
COMMONIND_SMD_0603
COMMONIND_SMD_0603
C14
C14 22PF
22PF
R17
R17 150
150
50V
50V 5%
5%
1%
1%
C0G
C0G
0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
L12
27nHL12
27nH
IND_SMD_0603COMMON
IND_SMD_0603COMMON
C15
C15 22PF
22PF
R18
R18 150
150
50V
50V 5%
5%
1%
1%
C0G
C0G
0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
L10
27nH
L10
27nH
IND_SMD_0603
COMMON
IND_SMD_0603
COMMON
C13
C13 22PF
22PF
R16
R16 150
150
50V
50V 5%
5%
1%
1%
C0G
C0G
0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL DACA FILTERS, DACA SYNC BUFFERS & DB15 SOUTH
C4
C4 22PF
22PF
50V
50V 5%
5% C0G
C0G 0402
0402 COMMON
COMMON
C3
C3 22PF
22PF
50V
50V 5%
5% C0G
C0G 0402
0402 COMMON
COMMON
C5
C5 22PF
22PF
50V
50V 5%
5% C0G
C0G 0402
0402 COMMON
COMMON
DACA_RED_C
DACA_GREEN_C
DACA_BLUE_C
IND_NONRKO_SMD_020X012
IND_NONRKO_SMD_020X012
IND_NONRKO_SMD_020X012
IND_NONRKO_SMD_020X012
IND_NONRKO_SMD_020X012COMMON
IND_NONRKO_SMD_020X012COMMON
D519
D519
SOT23
SOT23 100V
100V 100MA
100MA COMMON
COMMON
1 2
D520
D520
SOT23
SOT23 100V
100V 100MA
100MA COMMON
COMMON
1 2
R4
5%
5%
L2 360R@100mhz
L2 360R@100mhz
R3
R3
0402
0402
5%
5%
R6 0
R6 0
5%
5%
L3
L3
R5
5%
5%
R2
R2
0402
0402
5%
5%
L1
L1
R1
R1
0402
0402
5%
5%
0R4
0
COMMON0402
COMMON0402
COMMON
COMMON N/A
N/A
0
0
COMMON
COMMON
COMMON0402
COMMON0402
360R@100mhz
360R@100mhz
COMMON
COMMON N/A
N/A
0R5
0
COMMON0402
COMMON0402
0
0
COMMON
COMMON
360R@100mhz
360R@100mhz
N/A
N/A
0
0
COMMON
COMMON
DACA_BLUE_CMC
EMI filter, place close to DVI
L503
L504
L504
IND_SMD_0603
IND_SMD_0603
DACA_RED_CMC
Place 0ohm Resistor Incident with Common Mode Choke
DACA_GREEN_CMC
DACA_GND_CMC
OUT
OUT
OUT
OUT
COMMONIND_SMD_0603
COMMONIND_SMD_0603
COMMON
COMMON
DACA_VSYNC_C
27nHL503
27nH
C791
C791 47PF
47PF
50V
50V 5%
5% C0G
C0G 0603
0603 COMMON
COMMON
9,11
OUT
3
DACA_HSYNC_C
27nH
27nH
C792
C792 47PF
47PF
50V
50V 5%
5% C0G
C0G 0603
0603 COMMON
COMMON
9,11
5V_DDC
9,11
SNN_C_MON_ID2_A
9,11
9,11
SHIELD
16
GND-R
6
R
1
GND-G
7
G
2
GND_B
8
B
3
5V
9
ID2
4
GND
10
GND
5
SHIELD
17
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
NAME
9,11
OUT
MIDDLE
J9
J9
CON_DSUB_015_TH_RA_F_HD_L068_B
CON_DSUB_015_TH_RA_F_HD_L068_B COMMON
COMMON
ID0
11
1611
1611
SDA
12
HSYNC
13
VSYNC
14
SCL
15
15105
15105
600-10727-base-sch A
SNN_C_MON_ID0_A
4
5
PAGEID DATE
31-OCT-2007
HFDBA
www.vinafix.vn
Page 10
A B C D E F G H
FOR ESD DIODES
5V 3V3_F
C771
C771 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
G1G
G1G
BGA_0969_P080_290X290
BGA_0969_P080_290X290 COMMON
COMMON
6/16 DACC
6/16 DACC
AG7
DACC_VDD
AK6
DACC_VREF
AH7
DACC_RSET
MIN_LINE_WIDTH
12MIL 12MIL
12MIL0V
C19
C19 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
I2CB_SCL I2CB_SDA
DACC_HSYNC
DACC_VSYNC
DACC_RED
DACC_GREEN
DACC_BLUE
Secondary Display (DACC), Slim DB15
DACC RGB-FILTER
U508D
U508D
QSOP16
QSOP16 COMMON
COMMON
XSOP16_SECT
XSOP16_SECT
A10B
11
BE
12
HYBRID_PWREN
9,18,18
IN
3 2
I2CB_SCL
G3
I2CB_SDA
G2
DACC_HSYNC
AM1
DACC_VSYNC
AM2
DACC_RED
AK4
DACC_GREEN
AL4 AJ4
U508B
U508B
QSOP16
QSOP16 COMMON
COMMON
XSOP16_SECT
XSOP16_SECT
A4B
BE
R7015%33
R7015%33
R697
R697
0402
0402
COMMON0402
COMMON0402
33
33
COMMON
COMMON
5%
5%
BI
R712
5%
5%
BI
R699 33
R699 33
0402 COMMON
0402 COMMON
5%
5%
18
33R712
33
COMMON0402
COMMON0402
18
R711
R711
2.2K
2.2K
5%
5% 0402
0402 COMMON
COMMON
R706
R706
2.2K
2.2K
5%
5% 0402
0402 COMMON
COMMON
5V
3
5V
D525
D525
SOT23
SOT23 100V
100V 100mA
100mA COMMON
COMMON
1 2
5V
3
D526
D526
SOT23
SOT23 100V
100V 100mA
100mA COMMON
COMMON
1 2
EMI filter, place close to DVI
LB512
180R@100MHz
LB512
180R@100MHz
COMMON
IND_SMD_0603
COMMON
IND_SMD_0603
LB511
180R@100MHz
LB511
180R@100MHz
COMMON
IND_SMD_0603
COMMON
IND_SMD_0603
C787
C787 22PF
22PF
50V
50V 5%
5% C0G
C0G 0402
0402 COMMON
COMMON
C786
C786 22PF
22PF
50V
50V 5%
5% C0G
C0G 0402
0402 COMMON
COMMON
12
I2CB_SDA_CI2CB_SDA_R I2CB_SDA_T
I2CB_SCL_CI2CB_SCL_R I2CB_SCL_T
OUT
OUT
1
12
2
3
4
NET_NAME IMPEDANCE
DACC_VREF
BI
DACC_RSET
BI
DACC_RED
BI
DACC_GREEN
BI
DACC_BLUE
BI
1
10,12
DACC_RED_C
BI
DACC_GREEN_C
BI
DACC_BLUE_C
BI
DACC_GND_CMC
10,12
BI
DACC_RED_CMC
10,12
BI
DACC_GREEN_CMC
BI
DACC_BLUE_CMC
10,12
BI
DACC_HSYNC
BI
DACC_VSYNC
BI
DACC_VSYNC_R
BI
DACC_HSYNC_R
BI
DACC_VSYNC_BUF
BI
DACC_HSYNC_BUF
BI
DACC_VSYNC_C
10,12
BI
DACC_HSYNC_C
10,12
BI
NV_CRITICAL_NET
1 75OHM
1 75OHM 1 75OHM
1 75OHM 1 75OHM
1 50OHM 1 50OHM 1 50OHM 1 50OHM 1 50OHM 1 50OHM 1 50OHM 1 50OHM
75OHM1 75OHM1
75OHM1
75OHM1
2
DAC_VDD
DACC_VREF
DACC_RSET
R615
R615 124
124
1%
1% 0402
0402 COMMON
COMMON
Place near ESD diodes.
3
9,9,14
IN
C710
C710
C726
C726
C709
4700PF
4700PF
25V
25V X7R
X7R 0402
0402 COMMON
COMMON
C709 .1UF
.1UF
10%
10%
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
470PF
470PF
50V
50V X7R
X7R 0402
0402 COMMON
COMMON
10%
10%
4
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
C GE
www.vinafix.vn
ASSEMBLY PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL DACC FILTERS, DACC SYNC BUFFERS & DB15 MID
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
600-10727-base-sch A
NAME
5
PAGEID DATE
31-OCT-2007
HFDBA
Page 11
A B C D E F G H
TMDS LINK: A & B
1
5V_DDC
C2
C2 4700PF
4700PF
25V
25V 10%
10% X7R
X7R 0402
0402 COMMON
I2CA_SCL_C I2CA_SDA_C
DACA_VSYNC_C
DVI_HPD_SOUTH_C
DACA_RED_CMC DACA_GREEN_CMC DACA_BLUE_CMC
DACA_GND_CMC
DACA_HSYNC_C
COMMON
SHIELD1
25
SHIELD2
26
SHIELD3
27
SHIELD4
28
TX0-
17
TX0+
18
TX1-
9
TX1+
10
TX2-
1
TX2+
2
SHLD24
3
SHLD13
11
SHLD05
19
TX3-
12
TX3+
13
TX4-
4
TX4+
5
TX5-
20
TX5+
21
DDCC
6
DDCD
7
VDDC
14
GND
15
SHLDC
22
TXC-
24
TXC+
23
VSYNC
8
HPD
16
R
C1
G
C2
B
C3
AGND1
C5
AGND2
C5A
HSYNC
C4
SHIELD5
29
SHIELD6
30
SHIELD7
31
SHIELD8
32
17 9
17 9
24
24
C3
C3
C5
C5
C4
C4
16 8
16 8
J4
J4
1
1
DVI_I_(SLIM_)SHLD_M
DVI_I_(SLIM_)SHLD_M MULTI_CON_DVII_030
MULTI_CON_DVII_030 COMMON
COMMON
C1
C1
C5A
C5A
C2
C2
G1H
AK9
AJ11
AG9
AG10
G1H
BGA_0969_P080_290X290
BGA_0969_P080_290X290 COMMON
COMMON
7/16 IFPAB
7/16 IFPAB
IFPAB_PLLVDD
IFPAB_RSET
IFPA_IOVDD
IFPB_IOVDD
IFPA_TXC IFPA_TXC
IFPA_TXD0 IFPA_TXD0
IFPA_TXD1 IFPA_TXD1
IFPA_TXD2 IFPA_TXD2
IFPA_TXD3 IFPA_TXD3
IFPB_TXC IFPB_TXC
IFPB_TXD4 IFPB_TXD4
IFPB_TXD5 IFPB_TXD5
IFPB_TXD6 IFPB_TXD6
IFPB_TXD7 IFPB_TXD7
AM12 AM11
AL8 AM8
AM9 AM10
AL10 AK10
AL11 AK11
AN13 AP13
AP8 AN8
AN10 AP10
AR10 AR11
AP11 AN11
2
1V8
LB508 120R@100MHz
LB508 120R@100MHz
IND_SMD_0402COMMON
IND_SMD_0402COMMON
C734
C734
4.7UF
4.7UF
6.3V
6.3V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
IFP_IOVDD
LB507 120R@100MHz
LB507 120R@100MHz
COMMONIND_SMD_0402
COMMONIND_SMD_0402
C735
3
C735
4.7UF
4.7UF
6.3V
6.3V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
C730
C730 1UF
1UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C723
C723 1UF
1UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C719
C719 4700PF
4700PF
25V
25V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
IFPAB_PLLVDD
IFPAB_IOVDD
C685
C685 4700PF
4700PF
25V
25V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
C729
C729 4700PF
4700PF
25V
25V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
C686
C686 470PF
470PF
50V
50V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
C692
C692 470PF
470PF
50V
50V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
IFPAB_RSET
R605
R605 1K
1K
1%
1% 0402
0402 COMMON
COMMON
C701
C701 470PF
470PF
50V
50V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
IFPA_TXC* IFPA_TXC
IFPA_TXD0* IFPA_TXD0
IFPA_TXD1* IFPA_TXD1
IFPA_TXD2* IFPA_TXD2
SNN_ATXD3* SNN_ATXD3
SNN_BTXC* SNN_BTXC
IFPB_TXD4* IFPB_TXD4
IFPB_TXD5* IFPB_TXD5
IFPB_TXD6* IFPB_TXD6
SNN_BTXD7* SNN_BTXD7
DIFF PAIR NAME NV_IMPEDANCENETNAME
DVI_TXC DVI_TXC
DVI_TXD0 DVI_TXD0
DVI_TXD1 DVI_TXD1
DVI_TXD2 DVI_TXD2
DVI_TXD4 DVI_TXD4
DVI_TXD5 DVI_TXD5
DVI_TXD6 DVI_TXD6
NV_CRITICAL_NET
1 100DIFF 1 100DIFF
1 100DIFF 1 100DIFF
1 1 100DIFF
1 100DIFF 1 100DIFF
1 1 100DIFF
1 1 100DIFF
1 100DIFF 1 100DIFF
100DIFF
9
IN
9
IN
9,9
100DIFF
100DIFF
IN
9,9
IN
9,9
IN
9,9
IN
9,9
IN
9,9
IN
1
2
3
4
DVI_HPD_SOUTH
16
OUT
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
C GE
www.vinafix.vn
Hotplug Detection
R715
R715
100K
100K
5%
5%
0402
0402
COMMON
COMMON
ASSEMBLY PAGE DETAIL
18
3V3_F
R716
R716
0402
0402
D518
D518
SOT23
SOT23
3
100V
100V 100MA
100MA COMMON
COMMON
1 2
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL TMDS LINK A/B, DVI CONNECTOR SOUTH
OUT
DVI_HPD_SOUTH_R
10K
10K
COMMON
COMMON
5%
5%
C784
C784 220PF
220PF
50V
50V 5%
5% C0G
C0G 0402
0402 COMMON
COMMON
LB516
LB516
IND_SMD_0603
IND_SMD_0603
COMMON
COMMON
180R@100MHz
180R@100MHz
4
VOLTAGEMIN_LINE_WIDTHNETNAME
IFPAB_PLLVDD
BI
IFPAB_IOVDD
BI
IFPABRSET
BI
12MIL 1.8V
12MIL
3.3V12MIL
5
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
600-10727-base-sch A
NAME
PAGEID DATE
31-OCT-2007
HFDBA
Page 12
A B C D E F G H
HDMII_HPD_C
I2CB_SDA_C I2CB_SCL_C SNN_HDMI_RESERV
HDMI_CEC
10 10
C1
C1 4700PF
4700PF
25V
25V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
IN IN
5V_DDC
5V_DDC
HDMII_HPD_C
I2CB_SDA_C I2CB_SCL_C
SNN_HDMI_RESERV
IFPC_TXCIFPC_TXC IFPC_TXD0*IFPC_TXD0*
IFPC_TXD0IFPC_TXD0 IFPC_TXD1*IFPC_TXD1*
IFPC_TXD1IFPC_TXD1 IFPC_TXD2*IFPC_TXD2*
IFPC_TXD2IFPC_TXD2
IFPC_TXC
IFPC_TXD0
IFPC_TXD1
IFPC_TXD2
IFPC_TXD0*
IFPC_TXD1*
IFPC_TXD2*
HP DET
HP DET
19
+5V
+5V
18
GND
GND
17
DDC DATA
DDC DATA
16
DDC CLK
DDC CLK
15
NC
NC
14
CE Remote
CE Remote
13
CK-
CK-
12
CK Shield
CK Shield
11
CK+
CK+
10
D0-
D0-
9
D0 Shield
D0 Shield
8
D0+
D0+
7
D1-
D1-
6
D1 Shield
D1 Shield
5
D1+
D1+
4
D2-
D2-
3
D2 Shield
D2 Shield
2
D2+
D2+
1
STARTAKE_19P-4
STARTAKE_19P-4
J16
J16
19
HP DET
18
+5V
17
GND
16
DDC DATA
15
DDC CLK
14
NC
13
CE Remote
12
CK-
11
CK Shield
10
CK+
9
D0-
8
D0 Shield
7
D0+
6
D1-
5
D1 Shield
4
D1+
3
D2-
2
D2 Shield
1
D2+
STARTAKE_19P-1
STARTAKE_19P-1
J17
J17
SHELL2
SHELL2
SHELL1
SHELL1
SHELL2
SHELL1
MEC1
1
21
MEC1
20
2
21 23
GND
MEC1
22
GND
20
3
4
TMDS LINK: C & D
120R@100MHzLB509
120R@100MHz
COMMONIND_SMD_0402
COMMONIND_SMD_0402
COMMONIND_SMD_0402
COMMONIND_SMD_0402
C695
C695 1UF
1UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
3V3_F
R748
R748
2.2K
2.2K
5%
5% 0402
0402 COMMON
COMMON
R749
R749
2.2K
2.2K
5%
5% 0402
0402 COMMON
COMMON
1G1D1S
1G1D1S
IFP_TERM_PD
3
D
Q11
Q11
SOT23
SOT23
G
1
COMMON
COMMON
S
2
R58
R58
0402
0402
R57
R57
0402
0402
R451%499
R451%499
R46
R46
0402
0402
R47
R47
0402
0402
R481%499
R481%499
R49
R50
R50
0402
0402
IFPC_TXC*
499
499
COMMON
COMMON
1%
1%
IFPC_TXC
499
499
COMMON
COMMON
1%
1%
IFPC_TXD0*
COMMON0402
COMMON0402
IFPC_TXD0
499
499
COMMON
COMMON
1%
1%
IFPC_TXD1*
499
499
COMMON
COMMON
1%
1%
IFPC_TXD1
COMMON0402
COMMON0402
IFPC_TXD2*
499R49
499
COMMON0402
COMMON0402
1%
1%
IFPC_TXD2
499
499
COMMON
COMMON
1%
1%
16
TMDS C : HDMI
G1I
G1I
BGA_0969_P080_290X290
BGA_0969_P080_290X290 COMMON
COMMON
8/16 IFPCD
C674
C674 1UF
1UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C696
C696 4700PF
4700PF
25V
25V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
IFPCD_PLLVDD
IFPCD_IOVDD
C700
C700 4700PF
4700PF
25V
25V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
C680
C680 470PF
470PF
50V
50V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
IFPCD_RSET
R607
R607 1K
1K
1%
1% 0402
0402 COMMON
COMMON
C713
C713 470PF
470PF
50V
50V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
AJ9
AK7
AJ8
AK8
8/16 IFPCD
IFPCD_PLLVDD
IFPCD_RSET
IFPC_IOVDD
IFPD_IOVDD
IFPC
IFPC
IFPD
IFPD
DPL3_TXC DPL3_TXC
DPL2_TXD0 DPL2_TXD0
DPL1_TXD1 DPL1_TXD1
DPL0_TXD2 DPL0_TXD2
DPL3_TXC DPL3_TXC
DPL2_TXD0 DPL2_TXD0
DPL1_TXD1 DPL1_TXD1
DPL0_TXD2 DPL0_TXD2
AUX AUX
AUX AUX
10
AN3 AP2
1
AR2 AP1
AM4
1
AM3 AM5
1
AL5
1
AM6
1
AM7
AN4 AP4
AR4 AR5
AP5 AN5
AN7 AP7
AR7 AR8
PS1_EN_3V3
IN
GPIO17_HDMI_CEC
BI
NETNAME
DIFF PAIR NAME NV_IMPEDANCE
SNN_CAUX* SNN_CAUX
IFPCD_TXC* IFPCD_TXC
IFPCD_TXD0* IFPCD_TXD0
IFPCD_TXD1* IFPCD_TXD1
IFPCD_TXD2* IFPCD_TXD2
NETNAME
DIFF PAIR NAME
SNN_DAUX* SNN_DAUX
SNN_IFPD_L3* SNN_IFPD_L3
SNN_IFPD_L0* SNN_IFPD_L0
SNN_IFPD_L1* SNN_IFPD_L1
SNN_IFPD_L2* SNN_IFPD_L2
3
NV_CRITICAL_NET
IFPD_L2
100DIFF
IFPD_L2
100DIFF1
IFPD_L2
100DIFF1 100DIFF
IFPD_L2
IFPD_L1
100DIFF1
IFPD_L1 100DIFF
100DIFF
IFPD_L0
100DIFF
IFPD_L0
NV_CRITICAL_NET
IFPC_L3 IFPC_L3
IFPC_L0 IFPC_L0
IFPC_L1 IFPC_L1
1
IFPC_L2 IFPC_L2
D12
D12
INS4775475
INS4775475 SOT23
SOT23 100V
100V 100MA
100MA COMMON
COMMON
1 2
NV_IMPEDANCE
100DIFF1 100DIFF1
100DIFF1 100DIFF1
100DIFF1 100DIFF
100DIFF1 100DIFF1
3V3_F
R739
R739
27K
27K
5%
5% 0402
0402 COMMON
COMMON
R740
R740
HDMI_CEC_R
33
33
0402
0402
COMMON
COMMON
5%
5%
IFPCD_TXC*
IFPD_L2
100DIFF1
IFPCD_TXC
IFPD_L2
100DIFF 1
IFPCD_TXD0*
IFPD_L2
100DIFF1
IFPCD_TXD0
IFPD_L2
100DIFF 1
IFPCD_TXD1*
IFPD_L1
100DIFF1
IFPCD_TXD1
IFPD_L1
100DIFF
IFPCD_TXD2*
IFPD_L0
1
100DIFF
IFPCD_TXD2
IFPD_L0
SOT23_1G1D1S
COMMON
SOT23_1G1D1S
COMMON
+/-20V
0.36W@25C
0.88A
3.5R
0.22A@31C
+/-20V
0.36W@25C
0.88A
3.5R
0.22A@31C
C758 .1UF
C758 .1UF
C756 .1UF
C756 .1UF
C754
C754
COMMON
COMMON
C752
COMMON 16V
COMMON 16V
50V
50V
1
1100DIFF
1G1D1S
1G1D1S
G
1
INS4775565
INS4775565
2S3
16VCOMMON
16VCOMMON
COMMON 16V
COMMON 16V
16VCOMMON
16VCOMMON
COMMON 16V
COMMON 16V
.1UF
.1UF
16V
16V
.1UFC752
.1UF
Q517
Q517
D
C759 .1UF
C759 .1UF
C757 .1UF
C757 .1UF
C755
C753 .1UF
C753 .1UF
HDMI_CEC_L
.1UFC755
.1UF
16VCOMMON
16VCOMMON
16VCOMMON
16VCOMMON
600R@100MHZ
600R@100MHZ
LB519
LB519
BEAD_0603 COMMON
BEAD_0603 COMMON
IFPC_TXC*
IFPC_TXC
IFPC_TXD0*
IFPC_TXD0
IFPC_TXD1*
IFPC_TXD1
IFPC_TXD2*
IFPC_TXD2
IFPC_TXC
IFPC_TXD0
IFPC_TXD1
IFPC_TXD2
IFPC_TXD2
HDMI_CEC
IFPC_TXC
1 100DIFF
IFPC_TXD0
1 100DIFF
IFPC_TXD1
1 100DIFF
1 100DIFF
1 100DIFF
1 100DIFF
1 100DIFF
1 100DIFF
R1105
R1105
300ohm
300ohm
NS
NS ?
? 0402
0402
R1106
R1106
300ohm
300ohm
NS
NS ?
? 0402
0402
R1103
R1103
300ohm
300ohm
NS
NS ?
? 0402
0402
IFPC_TXC*
IFPC_TXC
IFPC_TXD0
IFPC_TXD1
IFPC_TXD2
IFPC_TXC
1 100DIFF
IFPC_TXD0
1 100DIFF
IFPC_TXD1
1 100DIFF
IFPC_TXD2
1 100DIFF
R1104
R1104
300ohm
300ohm
NS
NS ?
? 0402
0402
1 100DIFF
1 100DIFF
1 100DIFF
1 100DIFF
1
GPIO10_TMDS_TERM
10
IN
2
1V8
3
PEX_VDD
LB509
LB503 120R@100MHz
LB503 120R@100MHz
4
GPIO1_HDMI_HPD HDMI_HPD_R
16
OUT
COMMON
COMMON
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
C GE
www.vinafix.vn
18
3V3_F
R702
0402 COMMON
0402 COMMON
5%
5%
D512
R693
R693
10K
10K
5%
5%
0402
0402
D512
SOT23
SOT23
3
100V
100V 100MA
100MA COMMON
COMMON
1 2
Hotplug Detection
ASSEMBLY PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL TMDS LINK C/D, AC COUPLING, PD's, DVI CONNECTOR MID
OUT
1KR702
1K
C783
C783 220PF
220PF
50V
50V 5%
5% C0G
C0G 0402
0402 COMMON
COMMON
LB515
LB515
IND_SMD_0603COMMON
IND_SMD_0603COMMON
180R@100MHz
180R@100MHz
IFPCD_PLLVDD
BI
IFPCD_IOVDD
BI
IFP_TERM_PD
BI
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
NAME
12MIL 1.8V
20MIL 1.8V
600-10727-base-sch A
VOLTAGEMIN_LINE_WIDTHNETNAME
3.3V12MIL
5
PAGEID DATE
31-OCT-2007
HFDBA
Page 13
A B C D E F G H
1
2
3
4
MIOA/B SLI
3V3_F
LB505
LB505 120R@100MHz
120R@100MHz
COMMON
COMMON IND_SMD_0402
IND_SMD_0402
C697
C697 1UF
1UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
PLACE CAPS & RES CLOSE TO GPU PINS
C684
C684
C687
C687
1000PF
1000PF
1000PF
1000PF
16V
16V
16V
16V
10%
10%
10%
10% X7R
X7R
X7R
X7R 0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
MIOB_VDDQ
C688
C688 1000PF
1000PF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
SNN_MIOACAL_PD_VDDQ
SNN_MIOACAL_PU_GND
SNN_MIOA_VREF
SNN_MIOB_CAL_PD_VDDQ
SNN_MIOB_CAL_PU_GND
SNN_MIOB_VREF
P9 R9 T9 U9
U5 T5
N5
AA9 AB9
W9
Y9
AA7 AA6
AF1
G1L
G1L
BGA_0969_P080_290X290
BGA_0969_P080_290X290 COMMON
COMMON
10/16 MIOA
10/16 MIOA
MIOA_VDDQ MIOA_VDDQ MIOA_VDDQ MIOA_VDDQ
MIOACAL_PD_VDDQ
MIOACAL_PU_GND
MIOA_VREF
G1K
G1K
BGA_0969_P080_290X290
BGA_0969_P080_290X290 COMMON
COMMON
11/16 MIOB
11/16 MIOB
MIOB_VDDQ MIOB_VDDQ MIOB_VDDQ MIOB_VDDQ
MIOBCAL_PD_VDDQ
MIOBCAL_PU_GND
MIOB_VREF
MIOAD0 MIOAD1 MIOAD2 MIOAD3 MIOAD4 MIOAD5 MIOAD6 MIOAD7 MIOAD8
MIOAD9 MIOAD10 MIOAD11 MIOAD12 MIOAD13 MIOAD14
MIOA_CTL3 MIOA_HSYNC MIOA_VSYNC
MIOA_DE
MIOA_CLKOUT MIOA_CLKOUT
MIOA_CLKIN
MIOBD0 MIOBD1 MIOBD2 MIOBD3 MIOBD4 MIOBD5 MIOBD6 MIOBD7 MIOBD8
MIOBD9 MIOBD10 MIOBD11 MIOBD12 MIOBD13 MIOBD14 MIOBD15 MIOBD16 MIOBD17
N1 P4 P1 P2 P3 T3 T2 T1 U4 U1 U2 U3 R6 T6 N6
P5 N3 L3 N2
R4 T4 N4
Y1 Y2 Y3 AB3 AB2 AB1 AC4 AC1 AC2 AC3 AE3 AE2 U6 W6 Y6 W5 W7 V7
SNN_MIOAD<0> SNN_MIOAD<1> SNN_MIOAD<2> SNN_MIOAD<3> SNN_MIOAD<4> SNN_MIOAD<5> SNN_MIOAD<6> SNN_MIOAD<7> SNN_MIOAD<8> SNN_MIOAD<9> SNN_MIOAD<10> SNN_MIOAD<11> SNN_MIOAD<12> SNN_MIOAD<13> SNN_MIOAD<14>
SNN_MIOAD_CTL3 SNN_MIOA_HSYNC SNN_MIOA_VSYNC SNN_MIOA_DE
SNN_MIOA_CLKOUT SNN_MIOA_CLKOUT* SNN_MIOA_CLKIN
DR_D0
0
DR_D1
1
DR_D2
2
DR_D3
3
DR_D4
4
DR_D5
5
DR_D6
6
DR_D7
7
DR_D8
8
DR_D9
9
DR_D10
10
DR_D11
11
SNN_MIOBD<12> SNN_MIOBD<13> SNN_MIOBD<14> STRAP0 STRAP1 STRAP2
NETNAME
13,13
13,16 13,16
DR_D[14..0]
BI
DR_CMD
BI
DR_CLK
BI
DR_REFCLK
BI
GPIO11_SLI_SYNC0
BI
GPIO22_SWAPRDY_A
BI
NETNAME
MIOB_VDDQ
BI
MIOB_VREF
BI
NV_CRITICAL_NET
MIN_LINE_WIDTH
12MIL
NV_IMPEDANCE
50OHM2 50OHM2 50OHM1 50OHM2
50OHM2 50OHM2
1
3.3V12MIL
2
3
4
17
BI
17
BI
17
BI
W3
MIOB_CTL3
W1
MIOB_HSYNC
W2
MIOB_VSYNC
Y5
MIOB_DE
V4
MIOB_CLKOUT
W4
MIOB_CLKOUT
AE1
MIOB_CLKIN
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
C GE
www.vinafix.vn
DR_D12
12
DR_D13
13
DR_D14
14
SNN_MIOB_CLKOUT*
ASSEMBLY PAGE DETAIL
COMMON
COMMON
R1101
10K
R1101
10K
5%
5% 0402
0402
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL MIOA & MIOB, SLI CONNECTOR
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
600-10727-base-sch A
NAME
5
PAGEID DATE
31-OCT-2007
HFDBA
Page 14
A B C D E F G H
DACB: SD/HD VIDEO OUT CONNECTOR
1
Scart_VCC
C891
C891
.1UF
.1UF
?
? ?
? ?
?
0402
0402
COMMON
COMMON
SCART_VCC
5V
AC
D16
D16 1N5817
1N5817
<Cfgdft>
2
<Cfgdft>
COMMON
COMMON
F2
F2
POLYSWITCH
B1
B1
Bead
Bead
COMMON
COMMON
C884
C884
4.7UF
4.7UF
?
? ?
? ?
? 0805
0805 COMMON
COMMON
POLYSWITCH
1 2
200mA
200mA
COMMON
COMMON 1206
1206
A C
Add Scart TV connector
SCART
<Cfgdft>
<Cfgdft>
COMMON
COMMON
D17
D17
AC
1N5817
1N5817
U509
U509
ADJ_VR=1.25V
ADJ_VR=1.25V
SOT_223
SOT_223
COMMON
COMMON
OUT3IN TAB
GND/ADJ
1
D15
D15 1N4148
1N4148
2 4
GND GNDGNDGND
Scart_VCC_CONN
Rtop
R781
R781 140
140
?
? 0402
0402 COMMON
COMMON
12
R784
R784
180
180
1%
1% R0603MS
R0603MS
COMMON
COMMON
Rbot
G1M
G1M
BGA_0969_P080_290X290
BGA_0969_P080_290X290 COMMON
COMMON
5/16 DACB(TV)
3V3_F
R785
R785
10K
10K
5%
5% 0402
0402 COMMON
COMMON
R786
R786
10K
10K
5%
5% 0402
0402 COMMON
COMMON
5/16 DACB(TV)
AC6
DACB_VDD
AC5
DACB_VREF
AB6
DACB_RSET
DACB_CSYNC
DACB_RED
DACB_GREEN
DACB_BLUE
AB5
AA4 AB4 Y4
DACB_RED
DACB_GREEN
DACB_BLUE
R552
R552 150
150
1%
1% 0402
0402 COMMON
COMMON
R553
R553 150
150
1%
1% 0402
0402 COMMON
COMMON
R551
R551 150
150
1%
1% 0402
0402 COMMON
COMMON
R765
R765 150
150
1%
1% 0402
0402 COMMON
COMMON
R792
R792 150
150
1%
1% 0402
0402 COMMON
COMMON
R780
R780 150
150
1%
1% 0402
0402 COMMON
COMMON
5V
LB524
LB524
600R@100MHZ
600R@100MHZ
COMMON
COMMON BEAD_0603
BEAD_0603
TV_SW_VDD
16
C883
C883
.01UF
.01UF
6.3V
6.3V
8
10%
10% X5R
X5R 0402
0402 COMMON
COMMON
GPIO20_TV_LOAD_TEST
1V 5MIL
Place near the connector
3V3_F
R789
R789
100K
100K
5%
5% 0402
0402 COMMON
COMMON
C885
C885
1UF
1UF
6.3V
6.3V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
<MUXDEMUXQSOP16>
<MUXDEMUXQSOP16>
U518B
U518B
INS12294588
INS12294588 XSOP16_SECT
XSOP16_SECT
COMMON
COMMON
XSOP16_SECT
XSOP16_SECT
1V 5MIL
R791
10K
R791
4
GPIO10_TV_LOAD_TEST_RED
I1
3
5MIL1V
GPIO10_TV_LOAD_TEST_CVBS
I0
2
Y
0402 COMMON
0402 COMMON
5%
5%
R790
R790
0402 COMMON
0402 COMMON
5%
5%
10K
10K
10K
1
15
<MUXDEMUXQSOP16>
<MUXDEMUXQSOP16>
U518A
U518A
XSOP16_SECT
XSOP16_SECT INS12294316
INS12294316 COMMON
COMMON
XSOP16_SECT
XSOP16_SECT
SEL
EN
19
OUT
VCC
GND
12
R776
R776
9
R777
R777
7
R775
R775
R788
R788
0402
0402
5%
5%
U518E
U518E
INS12293258
INS12293258
XSOP16_SECT
XSOP16_SECT
COMMON
COMMON
XSOP16_SECT
XSOP16_SECT
Y
0
0
COMMON0402
COMMON0402
5%
5%
R778
R778
0402
0402
5%
5%
U518D
U518D
INS12293330
INS12293330
XSOP16_SECT
XSOP16_SECT
COMMON
COMMON
XSOP16_SECT
XSOP16_SECT
Y
0
0
0402 COMMON
0402 COMMON
5%
5%
R787
R787
0402
0402
5%
5%
U518C
U518C
INS12293186
INS12293186
XSOP16_SECT
XSOP16_SECT
COMMON
COMMON
XSOP16_SECT
XSOP16_SECT
Y
0
0
COMMON
0402
COMMON
0402
5%
5%
0
0
COMMON
COMMON
<MUXDEMUXQSOP16>
<MUXDEMUXQSOP16>
I0
14
I1
13
0
0
COMMON
COMMON
<MUXDEMUXQSOP16>
<MUXDEMUXQSOP16>
I0
11
I1
10
0
0
COMMON
COMMON
<MUXDEMUXQSOP16>
<MUXDEMUXQSOP16>
I0
5
I1
6
TV_PR_RED
TV_Y_GREEN
TV_PB_BLUE
R774
R774
10K
10K
5%
5% 0402
0402 COMMON
COMMON
1
60OHM
60OHM
60OHM
C892
C892
82PF
82PF
50V
50V 5%
5% C0G
C0G 0402
0402 COMMON
COMMON
C889
C889
82PF
82PF
50V
50V 5%
5% C0G
C0G 0402
0402 COMMON
COMMON
C886
C886
82PF
82PF
50V
50V 5%
5% C0G
C0G 0402
0402 COMMON
COMMON
0.56uH
0.56uH
0.56uH
0.56uH
0.56uH
0.56uH
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
L515
L515
8.2PF
50V 0402
50V 0402
+/-0.5PF
+/-0.5PF
C0G
C0G
8.2PF
8.2PF
50V 0402
50V 0402
+/-0.5PF
+/-0.5PF
C0G
C0G
8.2PF
8.2PF
50V 0402
50V 0402
+/-0.5PF
+/-0.5PF
C0G
C0G
C894
C894
82PF
82PF
50V
50V 5%
5% C0G
C0G 0402
0402 COMMON
COMMON
L516
L516
TV_G_PR_F
0603COMMON
0603COMMON
C890
C890
C882
C882
82PF
82PF
50V
50V 5%
5% C0G
C0G 0402
0402 COMMON
COMMON
L517
L517
TV_CVBS_PB_F
0603COMMON
0603COMMON
C887
C887
C888
C888
82PF
82PF
50V
50V 5%
5% C0G
C0G 0402
0402 COMMON
COMMON
TV_R_Y_F
0603COMMON
0603COMMON
C893
8.2PF
C893
Y/GREEN
60OHM
Pr/RED
60OHM
2
Pb/BLUE
60OHM
IN
C720
C720 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
GPIO_16_SEL_HDTV_SDTV
DAC_VDD
DACB_VREF
DACB_RSET
R610
R610 124
124
1%
1% 0402
0402 COMMON
COMMON
9,9,10
IN
C707
C707
C705
C705
1UF
1UF
4700PF
4700PF
10%
6.3V
10%
6.3V
25V
10%
25V
12
2.8
C872
C872
100UF
100UF
COMMON
COMMON
20%
20% 16V
16V ALE
ALE
C_P2_21_D5_H11
C_P2_21_D5_H11
X7R
X7R 0402
0402 COMMON
COMMON
10%
19
X5R
X5R 0402
0402 COMMON
COMMON
Scart_VCC
12
C873
C873
4.7UF
4.7UF
6.3V
6.3V 10%
10% X5R
X5R C0805MS
C0805MS
COMMON
COMMON
3
FOR ESD DIODES
3V3_F
C772
C772 1UF
1UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
Place near ESD diodes.
4
FILTER CIRCUIT
HDTV/SDTV
from codec
82pF/330pF
8.2pF/22pf
0.56uH/1.8uH
82pF/270pF
to DIN connector
TV_LUMA_F
TV_CHRO_F
TV_R_Y_F TV_CHRO_F
Y(SCART,SV)
C(SCART,SV)
Y(HDTV)
TV_CVBS_F
TV_LUMA_F
TV_CVBS_F
5
TV_CVBS_PB_F
TV_G_PR_F
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
C GE
PB(HDTV)
PR(HDTV)
J18
J18
1 2 3 5 7
9 11 13
2*7scart
2*7scart
1
60OHM
ASSEMBLY PAGE DETAIL
R782
0
R782
0
COMMON
0402
COMMON
0402
5%
5%
1
60OHM
R763
0
R763
0
COMMON
0402
COMMON
0402
5%
5%
TV_LUMA_CVBS
4
Scart_VCC_CONNTV_LUMA_F
6 8 10
KEY
12 14
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL DACB FILTERS, MINIDIN CONNECTOR NORTH, SD/HD VIDEO OUTPUT CONNECTOR
3
60OHM
TV_LUMA_F
60OHM
TV_CVBS_F
60OHM
TV_CHRO_F
4
DACB_C_OUT
OUT
DACB_CVBS_OUT
OUT
DACB_PB_OUT
OUT
TV_PBOUT_C
BI
TV_COUT_C
BI
TV_YOUT_C
BI
DACB_VREF
IN
DACB_RSET
IN
12MIL 12MIL
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
600-10727-base-sch A
NAME
NV_CRITICAL_NETNV_IMPEDANCEMIN_LINE_WIDTHNET_NAME
75OHM 1
75OHM 1 75OHM 1 75OHM 1
175OHM 175OHM
5
PAGEID DATE
31-OCT-2007
HFDBA
www.vinafix.vn
Page 15
A B C D E F G H
XTAL/PLLVDD/SPDIF IN
1
SPDIF IN
Place between Bracket and SLI connector
Place between Bracket and SLI connector
SPDIF_IN
J6
J6
1
SPDIF_GND
2
MALE
MALE
2.0MM
2.0MM 90
90
CON_WAFER232_002_TH_RA_P020
CON_WAFER232_002_TH_RA_P020
COMMON
COMMON
12
F501
F501
R681
R681
200mA
200mA
0
0
1206
1206
5%
5%
COMMON
COMMON
0402
short circuit protection if 3.3V connects to GND.
0402 COMMON
COMMON
POLYSWITCH
POLYSWITCH
2
R1102
0
R1102
0
COMMON
COMMON
0402
0402
5%
5%
0.5V SWING using 75R termination resistor
3.3V SWING AC coupled without termination resistor
3V3_F 12V
R684
R684 33K
33K
5%
5% 0402
0402 COMMON
COMMON
SPDIF_IN_C
R688 2.2K
R688 2.2K
R685 10K
R685 10K
0402
0402
COMMON0402
COMMON0402
5%
C768
C768 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
5%
5%
5%
COMMON
COMMON
SPDIF_IN_R
2
OUT
C769 .01UF
Q512
Q512
SOT23
SOT23 COMMON
COMMON
C769 .01UF
0402 16V
0402 16V
TERMINATION
R689
R689 75
75
1%
1% 0402
0402 COMMON
COMMON
56OHM2
SPDIF_TERM
3
50V
50V
2
0.22A@31C
0.22A@31C
3.5R
3.5R
0.88A
0.88A
0.36W@25C
0.36W@25C +/-20V
+/-20V
56OHM 2
R679
R679 10K
10K
5%
5% 0402
0402 COMMON
COMMON
1G1D1S
1G1D1S
G
1
C767
C767 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
D
S
SPDIF_IN_G
1B1C1E
1B1C1E
3
C
Q509
Q509
B
1
SOT23
SOT23 COMMON
COMMON
E
2
3
10%
10% X7R
X7R COMMON
COMMON
R115
R115 100K
100K
5%
5% 0402
0402 COMMON
COMMON
R116
R116 100K
100K
5%
5% 0402
0402 COMMON
COMMON
3V3_F
SPDIF_IN_F
D511
D511
SOT23
SOT23
3
100V
100V 100MA
100MA COMMON
COMMON
1 2
15,17
OUT
256OHM
MECHANICALS & THERMALS
EXTERNAL FAN HOLDER
1
MECH. MOUNTING TOP
MECH. MOUNTING TOP
EXTERNAL FAN HOLDER
2 connected mounting pins
2 connected mounting pins
1
2
EXTERNAL FAN HOLDER
EXTERNAL FAN HOLDER
2 connected mounting pins
2 connected mounting pins
1
2
FM1
FM1
FM2
FM2
SW_FB
SW_FB
SW_FB
SW_FB
1
1
NS
NS
NS
NS
FM5
FM5
FM6
FM6
SW_FB
SW_FB
SW_FB
SW_FB
1
1
NS
NS
NS
NS
EM1
EM1
1
1
E23_1P
E23_1P
EM2
EM2
1
1
E23_1P
E23_1P
EM5
EM5
1
1
E23_1P
E23_1P
EM7
EM7
1
1
E23_1P
E23_1P
PCB
PCB
PCB
PCB
V129-21
V129-21
FM3
FM3
SW_FB
SW_FB
1
NS
NS
FM7
FM7
SW_FB
SW_FB
1
NS
NS
SCREW HEX for DVI-I
MEC4
MEC4
MEC_SCREW_HEX_JACK
MEC_SCREW_HEX_JACK COMMON
COMMON
MEC2
MEC2
MEC_SCREW_HEX_JACK
MEC_SCREW_HEX_JACK COMMON
COMMON
MEC1
MEC1
MEC_SCREW_HEX_JACK
MEC_SCREW_HEX_JACK COMMON
COMMON
MEC3
MEC3
MEC_SCREW_HEX_JACK
MEC_SCREW_HEX_JACK COMMON
COMMON
Bracket SCREW
MEC5
MEC5
MEC_SCREW_PH1
MEC_SCREW_PH1 COMMON
COMMON
BKT1
BKT1
BRKT_ATX_1TAB_1_DVI
BRKT_ATX_1TAB_1_DVI COMMON
COMMON
MEC10
MEC10
PLATE_D2
PLATE_D2 COMMON
COMMON
MEC11
MEC11
PLATE_D2
PLATE_D2 COMMON
COMMON
FM4
FM4
SW_FB
SW_FB
1
NS
NS
1
NS
NS
EM3
EM3
1
1
E23_1P
E23_1P
EM4
EM4
1
1
E23_1P
E23_1P
EM6
EM6
1
1
E23_1P
E23_1P
EM8
EM8
1
1
E23_1P
E23_1P
FM8
FM8
SW_FB
SW_FB
SPECIAL MECHANIC
SPECIAL MECHANIC
No connected mounting pins
No connected mounting pins
BOARD STIFFENER
BOARD STIFFENER
2 connected mounting pins
2 connected mounting pins
1
2
COOLING SOLUTION
COOLING SOLUTION
4 connected mounting pins
4 connected mounting pins
123
4
BGA SOCKET ASSY
BGA SOCKET ASSY
4 connected mounting pins
4 connected mounting pins
123
4
MEC7
MEC7
MECH_PEX_BREAKOFF_RETENTION
MECH_PEX_BREAKOFF_RETENTION COMMON
COMMON
MEC6
MEC6
EDGE_STIFF_PEX_I06875
EDGE_STIFF_PEX_I06875 COMMON
COMMON
MEC8
MEC8
HSA_GPU_TM39_AL_1
HSA_GPU_TM39_AL_1 COMMON
COMMON
MEC9
MEC9
SKT_BGA_POGO_510X510_P080_SMT
SKT_BGA_POGO_510X510_P080_SMT COMMON
COMMON
1
2
3
XTAL/GPU_PLLVDD
G1N
G1N
BGA_0969_P080_290X290
BGA_0969_P080_290X290 COMMON
AE9 AD9
AF9
C36
C36 18PF
18PF
50V
50V 5%
5% C0G
C0G 0402
0402 COMMON
COMMON
D2
B1
XTAL_IN
COMMON
14/16 XTAL_PLL
14/16 XTAL_PLL
PLLVDD VID_PLLVDD SP_PLLVDD
XTALSSIN
XTALIN
XTALOUTBUFF
XTALOUT
Y1
27 MHZY1
27 MHZ
10 PPM 85CXTAL_SMD_4_060X035
10 PPM 85CXTAL_SMD_4_060X035 COMMON
COMMON
XTAL_OUT
PEX_VDD
LB504
240R@100MHzLB504
4
240R@100MHz
COMMONIND_SMD_0402
COMMONIND_SMD_0402
C682
C682 1UF
1UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C681
C681 .1UF
.1UF
16V
16V X7R
X7R 0402
0402 COMMON
COMMON
C693
C693 4700PF
4700PF
10%
10%
25V
25V X7R
X7R 0402
0402 COMMON
COMMON
GPU_PLLVDD
85mA
10%
10%
XTAL_SSIN
R78
R78 10K
10K
5%
5% 0402
0402 COMMON
COMMON
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
C GE
www.vinafix.vn
J12
GND GND GND GNDGND GND
GNDGND
DP Diff DP_L0*/DP_L0
J12
X_PIN1*2
X_PIN1*2
MEM Command Signal end FBA_CMD1
J14
J14
341
2
impedence
impedence
J15
J15
341
2
impedence
impedence
MEM CLK Diff FBA_CLK0/FBA_CLK0*
NETNAME
GPU_PLLVDD
IN
XTAL_IN
IN
XTAL_OUT
IN
XTAL_SSIN
IN
XTAL_OUTBUFF
IN
SPDIF_IN
IN
SPDIF_IN_F
15,17
IN
SPDIF_GND
IN
MIN_LINE_WIDTH
12MIL 1.2V
10MIL 10MIL
10MIL 10MIL
256OHM 256OHM
16MIL 0V
4
J11
J11
X_PIN1*2
X_PIN1*2
MEM DATA Signal end FBA_D0
J13
J13
341
XTAL_OUTBUFF
D1
B2
R79
R79 10K
10K
5%
5%
C35
C35
0402
0402
18PF
18PF
COMMON
COMMON
50V
50V 5%
5% C0G
C0G 0402
0402 COMMON
COMMON
2
impedence
impedence
HDMI Diff IFPCD_TXD0*/IFPCD_TXD0
5
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
ASSEMBLY PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL SPDIF-IN, XTAL, MECHANICALS, THERMALS
SANTA CLARA, CA 95050, USA
NV_PN
600-10727-base-sch A
NAME
PAGEID DATE
31-OCT-2007
HFDBA
Page 16
A B C D E F G H
VOLTAGEMIN_LINE_WIDTHNETNAME
THERM_DC
BI
THERM_DA
BI
FAN_PWM
BI
FAN_PWM_R
18
BI
THERM_DA_R
BI
THERM_DC_R
BI
10MIL 10MIL 8MIL 8MIL 10MIL 10MIL
1
3V3
2
FAN_PWM_R FAN_TACH_R
C26
C26 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0603
0603 COMMON
COMMON
12V
J7
J7
1 2
MALE
MALE 2MM
2MM
3
0
0
4
CON_WAFER232_004_TH_ST_P020
CON_WAFER232_004_TH_ST_P020 COMMON
COMMON
D510
D510
3
R673
R673
R665
R665
10K
10K
10K
5%
5% 0402
0402 COMMON
COMMON
10K
5%
5% 0402
0402 COMMON
COMMON
30V
30V 200MA
200MA SOT23
SOT23 COMMON
COMMON
1
2
3
4
COMMON
COMMON
COMMON
COMMON
THERM_VDD
THERM_ALERT SNN_ALERT
R662
R662
10K
10K
5%
5%
0402
0402
R663
R663
10K
10K
5%
5%
0402
0402
3V3_F
I2CS_SCL I2CS_SDA
I2CC_SCL
I2CC_SDA
I2CD_SCL
I2CD_SDA
I2CE_SCL I2CE_SDA
GPIO0 GPIO1 GPIO2 GPIO3 GPIO4 GPIO5 GPIO6 GPIO7 GPIO8
GPIO9 GPIO10 GPIO11 GPIO12 GPIO13 GPIO14 GPIO15 GPIO16 GPIO17 GPIO18 GPIO19 GPIO20 GPIO21
SWAP_RDY_A/GPIO22
STEREO/GPIO23
3V3_F
C764
C764 1UF
1UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
R59
R59 200
200
5%
5% 0402
0402 COMMON
COMMON
C32
.1UFC32
.1UF
0402
0402
16V
16V 10%
10% X7R
X7R COMMON
COMMON
E2 E1
E3 E4 F4 G5 D5 E5
K1 K2 K3 H3 H2 H1 H4 H5 H6 J7 K4 K5 H7 J4 J6 L1 L2 L4 M4 L7 L5 K6 L6 M6
0R for LM99 180R..200R for MAX6649
R39 0
R39 0
0402 COMMON
0402 COMMON
5%
5%
I2CS_SCL_SR I2CS_SDA_SR
I2CC_SCL_G I2CC_SDA_G SNN_I2CD_SCL SNN_I2CD_SDA SNN_I2CE_SCL SNN_I2CE_SDA
DVI_HPD_SOUTH GPIO1_HDMI_HPD SNN_GPIO2_TV_SCART_SEL SNN_GPIO3_NVVDD_PHASE FAN_TACH_G GPIO5_VSEL0 GPIO6_VSEL1 GPIO7_FBVDDQ_VSEL GPIO8_THERM_AIN FAN_PWM_G GPIO10_TMDS_TERM SNN_GPIO11_SLI_SYNC0 SNN_GPIO12_SWAPRDY SNN_GPIO13_TV_SCART_SEL SNN_GPIO14_TV_SCART_SEL SNN_GPIO15_DP_HPD GPIO_16_SEL_HDTV_SDTV GPIO17_HDMI_CEC SNN_GPIO18_DP_MODE SNN_GPIO19_DP_CEC GPIO20_TV_LOAD_TEST SNN_GPIO21 SNN_GPIO22_SWAPRDY_A SNN_GPIO23
COMMON
COMMON
3V3_F
GPIO & JTAG
R36
R36 10K
10K
5%
5%
0402
0402
3V3_F
R650
R650
R653
R653
R651
R651
R652
2.2K
2.2K
5%
5% 0402
0402 COMMON
COMMON
I2CS_SDA
47K
47K
5%
5% 0402
0402 COMMON
COMMON
I2CS_SCL
R652 47K
47K
5%
5% 0402
0402 COMMON
COMMON
I2CC_SCL
I2CC_SDA
SNN_I2CD_SCL
SNN_I2CD_SDA
OUT OUT OUT
OUT
OUT
IN IN
BI
IN
R43
0402
0402
5%
5%
R42
R42
0402
0402
5%
5%
R44 33
R44 33
5%
5%
R41 33
R41 33
5%
5%
11 12
20 20 23
14
17
14
17
2.2K
2.2K
5%
5% 0402
0402 COMMON
COMMON
33R43
33
COMMON
COMMON
33
33
COMMON
COMMON
COMMON0402
COMMON0402
COMMON0402
COMMON0402
THERMAL SENSOR
1
Use 10MIL Guard(GND) Trace around THERMDC and THERMDA
16,16,18
IN
16,16,18
BI
I2CC_SCL I2CC_SDA
U5
U5
XSOP08_P065_030X030
XSOP08_P065_030X030 COMMON
COMMON
2
D+
3
D-
8
SCL
7
SDA
THERM
ALERT
1
VDD
4 6
5
GND
I2C: 0x98H
2
G1O
G1O
BGA_0969_P080_290X290
BGA_0969_P080_290X290 COMMON
COMMON
12/16 MISC1
12/16 MISC1
0
0
TMS
TDI VCC
TDO
R60
R60
0402
0402
5%
5%
R61 0
R61 0
04025%COMMON
04025%COMMON
3V3_F
1 3 5 7
0
0
COMMON
COMMON
THERM_DC
THERM_DA
B4
THERMDN
B5
THERMDP
AP14
JTAG_TCK
AR14
JTAG_TMS
AN14
JTAG_TDI
AN16
JTAG_TDO
AP16
JTAG_TRST
R654
R654
R649
R649
10K
10K
10K
10K
5%
5%
5%
5%
0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
R648
R648
10K
10K
5%
5%
0402
0402
COMMON
COMMON
THERM_DC_R
C33
C33 2200PF
2200PF
10V
10V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
THERM_DA_R
0R for LM99,MAX6649 100R for ADT7473
3
4
2 2 2 2 2
JTAG_TCLK
OUT
JTAG_TMS
OUT
JTAG_TDI
OUT
JTAG_TDO
IN
JTAG_TRST*
OUT
J501
J501
FEMALE
FEMALE
1.274MM
1.274MM
CON_HDR_002X004_PI050
CON_HDR_002X004_PI050
COMMON
COMMON
TRST*
2
GND
4
KEY
KEY
TCK
8
THERMAL SENSOR, FAN CONTROLLER
uses 3V3: always on.
3V3 3V3
I2C: 0x5CH
C30
C30 .1UF
.1UF
U4
U4
16V
16V 10%
10%
XSOP16_PI025_049X040
XSOP16_PI025_049X040
X7R
X7R
COMMON
COMMON
0603
0603 COMMON
COMMON
14
VCCP
1
SCL
16
SDA
13
D1+
12
D1-
11
D2+
10
D2-
2
GND
GPIO PWM FAN Control 4-PIN
18
IN
BI
16,16,18
IN
BI
R666
5%
5%
R671
04025%COMMON
04025%COMMON
I2CC_SCL
16,16,18
IN
I2CC_SDA
16,16,18
BI
THERM_DA_R
THERM_DC_R
18
16,16,18
0R666
0
COMMON0402
COMMON0402
0R671
0
PWM1/XTO
TACH1
PWM2/ALERT*
GPIO/THERM*
TACH2
PWM3
TACH3
C31
C31 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0603
0603 COMMON
COMMON
3
VCC
15 6
SNN_PWM2
5
THERM_ALERT
9
SNN_TACH2
7
SNN_PWM3
8
SNN_TACH3
4
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
C GE
www.vinafix.vn
ASSEMBLY PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL EXTERNAL THERMAL SENSOR, 4PIN FAN CONTROL, GPIO
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
600-10727-base-sch A
NAME
5
PAGEID DATE
31-OCT-2007
HFDBA
Page 17
A B C D E F G H
STRAPPING OPTIONS
1
R64
R64
4.99K
4.99K
1%
1% 0402
0402 COMMON
RAMCFG[0]
13
13
13
STRAP0
IN
RAMCFG[1]
STRAP1
IN
RAMCFG[2]
STRAP2
IN
2
COMMON
R71
R71
4.99K
4.99K
1%
1% 0402
0402 COMMON
COMMON
R63
R63
4.99K
4.99K
1%
1% 0402
0402 COMMON
COMMON
R70
R70
4.99K
4.99K
1%
1% 0402
0402 COMMON
COMMON
Assembly: BIOS
3V3_F
R66
R66 0
0
5%
5% 0402
0402 COMMON
COMMON
R62
R62
4.99K
4.99K
1%
1% 0402
0402 COMMON
COMMON
R69
R69
4.99K
4.99K
1%
1% 0402
0402 COMMON
COMMON
3V3_F
R626
R626
4.99K
4.99K
1%
1% 0402
0402 COMMON
PCI_DEVID_EXT
17
17
17
ROM_SI
IN
XCLK277
ROM_SO
IN
PCI_DEVID[3]
ROM_SCLK
IN
COMMON
R628
R628
4.99K
4.99K
1%
1% 0402
0402 COMMON
COMMON
R634
R634
4.99K
4.99K
1%
1% 0402
0402 COMMON
COMMON
R633
R633
4.99K
4.99K
1%
1% 0402
0402 COMMON
COMMON
R631
R631
4.99K
4.99K
1%
1% 0402
0402 COMMON
COMMON
R629
R629
4.99K
4.99K
1%
1% 0402
0402 COMMON
COMMON
GND
3V3
15K
0
1
2
BIOS ROM(serial)
3
17,17 17,17
G1P
G1P
BGA_0969_P080_290X290
BGA_0969_P080_290X290 COMMON
COMMON
13/16 MISC2
SNN_J26 SNN_J25
SNN_HDA_BCLK SNN_HDA_RST* SNN_HDA_SDI SNN_HDA_SDO SNN_HDA_SYNC
13/16 MISC2
J26
RFU
J25
RFU
D7
HDA_BCLK
D6
HDA_RST
C7
HDA_SDI
B7
HDA_SDO
A7
HDA_SYNC
4
STRAP_3V3
40.2K
R621
40.2K
R621
COMMON
COMMON
0402
0402
1%
1%
40.2K
R620 40.2K
R620
COMMON
0402
COMMON
0402
1%
1%
BINARY PRODUCTION STRAP MODE:
STRAP_REF_MIOB = 40.2k 1% STRAP_REF_3V3 = NO STUFF
STRAP_MIOB
N9 M9
STRAP_REF_3V3
STRAP_REF_MIOB
17,17
ROM_CS
ROM_SO
ROM_SCLK
I2CH_SCL
I2CH_SDA
BUFRST
PGOOD_OUT
RFU_GND RFU_GND
ROM_SI
SPDIF
C3 D3
C4 D4
F6 G6
A5 A4
C5
AK14 K9
BI BI BI
ROM_CS*
ROM_SI ROM_SO ROM_SCLK
I2CH_SCL
I2CH_SDA
SPDIF_IN_F
SNN_BUFRST*
SNN_PGOOD_OUT*
15,15
IN
R670
0402 COMMON
0402 COMMON
COMMON
COMMON 0402
0402 5%
5%
10K
10K R667
R667
3V3_F
R635
R635 10K
10K
5%
5% 0402
0402 COMMON
COMMON
0R670
0
5%
5%
7 3 1
5 2 6
HDCP EEROM
3V3_F
R664
R664 10K
10K
5%
5% 0402
0402 COMMON
COMMON
I2CH_SDA_R
R674
R674 0
0
5%
5% 0402
0402 COMMON
COMMON
U505
U505
SOIC8
SOIC8 SO8
SO8 COMMON
COMMON
HOLD8VCC WP CS
SI SO SCK
R669
R669 10K
10K
5%
5% 0402
0402 COMMON
COMMON
3V3_F
C744
C744 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0402
0402
4
GND
U506
U506
SOIC8
SOIC8 COMMON
COMMON
6
SCL SDA
5 3
SDA
2
NC
COMMON
COMMON
3V3_F
8
VCC VCC
GND GND
C763
C763
7
.1UF
.1UF
16V
16V 10%
10%
4
X7R
X7R 0402
0402
1
COMMON
COMMON
3
4
HDA_BCLK
OUT
HDA_RST*
OUT
HDA_SDI
OUT
HDA_SDO
OUT
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
HDA_SYNC
OUT
NV_IMPEDANCEMIN_LINE_WIDTH NV_CRITICAL_NETNET_NAME
56OHM 2 56OHM 2 56OHM 2 56OHM 2 56OHM 2
C GE
www.vinafix.vn
ASSEMBLY PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL BIOS ROM, HDCP ROM, STRAPPING OPTIONS
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
600-10727-base-sch A
NAME
5
PAGEID DATE
31-OCT-2007
HFDBA
Page 18
A B C D E F G H
HYBRID POWER
Per Datasheet:
Vf = 400mV at 10mA * expected current < 2mA
3V3_UC
R23
R23 68K
68K
5%
5% 0402
0402 COMMON
COMMON
3V3_AUX 3V3
2
3
3
Q508
Q508
SOT23
SOT23
COMMON
COMMON
2
50V
50V
0.22A@31C
0.22A@31C
3.5R
3.5R
0.88A
0.88A
0.36W@25C
0.36W@25C +/-20V
+/-20V
R27
R27
D7
D7
1
0
0
5%
5%
30V
30V
0402
0402
200MA
200MA
COMMON
COMMON
SOT23
SOT23 COMMON
COMMON
C24
C24
C25
C25
1UF
1UF
.1UF
.1UF
6.3V
6.3V
16V
16V
10%
10%
10%
10%
X5R
X5R
X5R
X5R 0402
0402
0402
0402 COMMON
COMMON
COMMON
COMMON
1G1D1S
1G1D1S
D
PEX_REFCLK_EN
G
1
S
I2CC_SCL
16,16,16
OUT
I2CC_SDA
16,16,16
BI
PEX_SMCLK
PEX_SMDAT
PEX_RST*
2
IN
HYBRID_VPP
1
2
Weak pull-ups needed for I2CS:
SMBus to GPU
16
* if SMBus is isolated from the GPU * if MB does not support SMBus * if MB does not support 3V3AUX
BI
16
OUT
SMBus to PEG connector
2
2
OUT
I2CS_SDA
I2CS_SCL
BI
R35
R35 0
0
5%
5% 0402
0402 COMMON
COMMON
HYBRID_PWREN
+/-20V
+/-20V
0.36W@25C
0.36W@25C
0.88A
0.88A
3.5R
3.5R
0.22A@31C
0.22A@31C 50V
50V
2
S
COMMON
COMMON
1
G
SOT23
SOT23
Q3
Q3
D
3
1G1D1S
1G1D1S
+/-20V
+/-20V
0.36W@25C
0.36W@25C
0.88A
0.88A
3.5R
3.5R
0.22A@31C
0.22A@31C
S
50V
50V
G
2
COMMON
COMMON
1
SOT23
SOT23
D
Q2
Q2
R26
R26
3
0
0
1G1D1S
1G1D1S
5%
5%
0402
0402
COMMON
COMMON
PEX_PRSNT2*
2
IN
PEX_PRSNT1*
2
OUT
3V3_UC
R34
R34
R30
R30
68K
68K
68K
68K
5%
5%
5%
5%
0402
0402
0402
0402 COMMON
COMMON
COMMON
COMMON
3
DNI
3V3_UC
R21
R21 68K
68K
5%
5% 0402
0402 COMMON
COMMON
Stuff only to bypass the micro-controller
PEX_RST*
PEX_PRSNT1*
U3
U3
XSOP20_P065_072X053
XSOP20_P065_072X053 COMMON
COMMON
1
2
3
17
11 13
7
4
20
VDD
PEX_REF_CLK_ENABLE
IICC_SCL
IICC_SDA
SMB_SCL
SMB_SDA
PCI_E_RESET*
VPP
GND
PIC16F690
PIC16F690
R28
0
R28
0
0402
COMMON
0402
COMMON
5%
5%
R672
0
R672
0
0402
COMMON
0402
COMMON
5%
5%
HOTPLUG_DETECT_C
HOTPLUG_DETECT_D
HOTPLUG_DETECT_E
HOTPLUG_DETECT_F
GPU_RESET*
POWER_ENABLE
FAN_ENABLE
I2CA_SCL
I2CA_SDA
I2CB_SCL
I2CB_SDA
GPU_RST*
PEX_PRSNT2*
1G1D1S
1G1D1S
3
D
Q1
Q1
SOT23
SOT23
G
1
COMMON
COMMON
S
2
50V
50V
0.22A@31C
0.22A@31C
3.5R
3.5R
0.88A
0.88A
0.36W@25C
0.36W@25C +/-20V
3V3_UC
R22
R22
R24
R24
R29
R29
R31
68K
68K
68K
68K
5%
5%
5%
5% 0402
0402
0402
0402 COMMON
COMMON
COMMON
R32
R32
0402
0402
5%
5%
R33
0402
0402
5%
5%
R19 1M
R19 1M
5%
5%
R20 1M
R20 1M
5%
5%
R25
04025%COMMON
04025%COMMON
R694 10K
R694 10K
0402 COMMON
0402 COMMON
5%
5%
COMMON
68K
68K
COMMON
COMMON
68KR33
68K
COMMON
COMMON
COMMON0402
COMMON0402
COMMON0402
COMMON0402
10KR25
10K
I2CA_SCL_UC
15
I2CA_SDA_UC
14
I2CB_SCL_UC
8
I2CB_SDA_UC
9
HYBRID_HPD_C
12
HYBRID_HPD_D
10
19
HYBRID_HPD_F
18
GPU_RST*
6
HYBRID_PWREN
16
FAN_PWM_R
5
68K
68K
5%
5% 0402
0402 COMMON
COMMON
3V3_UC
3V3_UC
R31 68K
68K
5%
5% 0402
0402 COMMON
COMMON
OUT
OUT
OUT
+/-20V
SOT23
SOT23
2,19
9,10,18
16
3V3_UC
I2C to DACA connector
I2CA_SCL_R
I2CA_SDA_R
1G1D1S
1G1D1S
3
D
Q7
Q7
SOT23
SOT23
G
1
COMMON
COMMON
S
2
50V
50V
0.22A@31C
0.22A@31C
3.5R
3.5R
0.88A
0.88A
0.36W@25C
0.36W@25C +/-20V
+/-20V
1G1D1S
1G1D1S
3
D
Q4
Q4
G
1
COMMON
COMMON
S
2
50V
50V
0.22A@31C
0.22A@31C
C774
.01UF
C774
3.5R
3.5R
0.88A
0.88A
0.36W@25C
0.36W@25C +/-20V
+/-20V
SOT23
SOT23
COMMON
COMMON
0.22A@31C
0.22A@31C
0.36W@25C
0.36W@25C
.01UF
16V0402
16V0402 10%
10% X7R
X7R COMMON
COMMON
1G1D1S
1G1D1S
3
D
Q6
Q6
G
1
S
2
50V
50V
C776
.01UF
C776
.01UF
3.5R
3.5R
0.88A
0.88A
16V0402
16V0402
+/-20V
+/-20V
10%
10% X7R
X7R COMMON
COMMON
9
OUT
9
BI
I2C to DACC connector
I2CB_SCL_R
3V3_UC
1G1D1S
1G1D1S
3
D
Q8
Q8
SOT23
SOT23
G
1
COMMON
COMMON
S
2
50V
50V
0.22A@31C
0.22A@31C
3.5R
3.5R
0.88A
0.88A
0.36W@25C
0.36W@25C +/-20V
+/-20V
R710
R710
0402
0402
5%
5%
R709
R709
0402
0402
5%
5%
I2CB_SDA_R
1G1D1S
1G1D1S
3
D
Q5
Q5
SOT23
SOT23
G
1
COMMON
COMMON
S
2
50V
50V
0.22A@31C
0.22A@31C
3.5R
3.5R
0.88A
0.88A
0.36W@25C
0.36W@25C +/-20V
+/-20V
DVI_HPD_SOUTH_RDVI_HPD_SOUTH_RC
1K
1K
COMMON
COMMON
HDMI_HPD_RHDMI_HPD_RC
1K
1K
COMMON
COMMON
10
OUT
10
BI
11
IN
12
IN
1
2
3
3V3_F ENABLE gated from PEX 3V3, PEX 12V and HYBRID enable
4
ENABLE at ~10V
R678
12V
ENABLE at ~2.2V
R683
R683
3V3
9,10,18
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
3V3_UC
MIN_LINE_WIDTH VOLTAGE
3.3V 0.1A12MIL
C GE
5.6KR678
5.6K
04025%COMMON
04025%COMMON
510
510
0402
COMMON
0402
COMMON
5%
5%
IN
PS1_12V_PGOOD
PS1_3V3_PGOOD
HYBRID_PWREN
COMMON
COMMON
R677
R677
1K
1K
5%
5%
0402
0402
www.vinafix.vn
1G1D1S
1G1D1S
1G1D1S
1G1D1S
1G1D1S
1G1D1S
R682
R682 1K
1K
5%
5% 0402
0402 COMMON
COMMON
G
1
G
1
G
1
ASSEMBLY PAGE DETAIL
12V
R668
R668 10K
10K
5%
5% 0402
0402 COMMON
COMMON
1B1C1E
1B1C1E
PS1_EN4
PS1_EN3
R675
1K
R675
3
D
Q511
Q511
SOT23
SOT23 COMMON
COMMON
S
2
PS1_EN2
3
D
Q513
Q513
SOT23
SOT23 COMMON
COMMON
S
2
PS1_EN1
3
D
Q515
Q515
SOT23
SOT23 COMMON
COMMON
S
2
1K
0402
COMMON
0402
COMMON
5%
5%
R687
R687 0
0
5%
5% 0402
0402 COMMON
COMMON
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL HYBRID POWER CIRCUIT
2
E
Q507
Q507
B
1
SOT23
SOT23 COMMON
COMMON
C
3
PS1_EN_3V3
Vcc section of I2C bus switch See DACA /DACC sheets for switch sections
U508A
U508A
QSOP16
QSOP16 COMMON
COMMON
XSOP16_SECT
SNN_QS_NC1 SNN_QS_NC2
19
OUT
SNN_QS_NC1 SNN_QS_NC2
XSOP16_SECT
1
NC
9
NC
U513A
U513A
QSOP16
QSOP16 COMMON
COMMON
XSOP16_SECT
XSOP16_SECT
1
NC
9
NC
3V3_UC
VCC
GND
.1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402
8
COMMON
COMMON
C773
C773
16
4
3V3_UC
C867
C867
16
VCC
GND
.1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402
8
COMMON
COMMON
5
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
600-10727-base-sch A
NAME
PAGEID DATE
31-OCT-2007
HFDBA
Page 19
A B C D E F G H
Power Supply: 5V, 5V_DDC, TMDS, MIOA_VDDQ
1
5V REGULATOR
2
5V needs to be ALWAYS enabled to support Hybrid DDC reads !!
IFP PLL Supply 1.8V
3
4
12V
U1
U1
VR=5V
VR=5V
IGO,IGOI
IGO,IGOI MULTI_STD_SOT223_DPAK
MULTI_STD_SOT223_DPAK COMMON
COMMON
1
3
IN
C16
C16 .47UF
.47UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
OUT
GND/ADJ
TAB
2
4
3V3_F
C34
C34
4.7UF
4.7UF
6.3V
6.3V 10%
10% X5R
X5R C0805_67
C0805_67 COMMON
COMMON
Vout = VRef * (1+(Rbot/Rtop))
1.8V = 1.25V * (1+(442/1000))
C20
C20 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
C743
C743 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
U504
U504
ADJ_VR=1.25V
ADJ_VR=1.25V
SOT23-5
SOT23-5 SOT23_5
SOT23_5 COMMON
COMMON
1
IN
3
EN4ADJ
C17
C17
4.7UF
4.7UF
COMMON
COMMON
6.3V
6.3V X5R
X5R C0805_67
C0805_67
5
OUT
GND
2
PS_1V8_ADJ
C9
C9 47UF
47UF
COMMON
COMMON +/-20%
+/-20%
10%
10%
6.3V
6.3V ALE
ALE
0.170A@105C
0.170A@105C
0.70R
0.70R
CAP_SMD_053X053
CAP_SMD_053X053
1V8
120mA
Rtop
R627
R627 1K
1K
1%
1% 0402
0402
C742
COMMON
COMMON
R632
R632 442
442
1%
1% 0402
0402 COMMON
COMMON Rbot
C742 .1UF
.1UF
16V
16V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
C739
C739
4.7UF
4.7UF
6.3V
6.3V 10%
10% X5R
X5R C0805_67
C0805_67 COMMON
COMMON
5V DDC
F502
F502
5V 5V_DDC
200mA
200mA
1206
1206 COMMON
COMMON
5V_FUSED
LB514
1 2
POLYSWITCH
POLYSWITCH
LB514
IND_SMD_0805
IND_SMD_0805
220R@100MHz
220R@100MHz
POWER_DDC5V
COMMON
COMMON
C796
C796 220PF
220PF
COMMON
COMMON 50V
50V C0G
C0G 0402
0402
MAX_CURRENT
5V_FUSED
BI
5V_DDC
5V_DDC
5V
PS_1V8_ADJ
5V
BI
12V filter
5%
5%
12V 12V_F
1V8
2V5
1V8
2V5
GND
3V3_F
12V_F
3V3_F
12V_F
12MIL 5V0.1A
12MIL 5V0.15A
0.12A 12MIL 1.8V
0.3A 2.5V12MIL
16MIL 0V
3.5A 3.3V16MIL
VOLTAGEMIN_LINE_WIDTHNETNAME
5V12MIL0.1A
1.8V10MIL
12V20MIL6A
1
2
3V3 switch
R38 0
R38 0
R0805_67 COMMON
R0805_67 COMMON
5%
5%
R37
0R37
R0805_67
R0805_67
5%
5%
3V3 3V3_F
18
IN
PS1_EN_3V3
Q9
Q9
D
1G1D1S
1G1D1S
0
COMMON
COMMON
70mR@4.5V, 55mR@10V
30V
15A
+/-12V1W3.4A
70mR@4.5V, 55mR@10V
30V
15A
+/-12V1W3.4A
SOT23
SOT23
2S3
COMMON
COMMON
G
1
R656
1K
R656
1K
0402
COMMON
0402
COMMON
1%
1%
3
4
IFP_IOVDD BACKDRIVE PREVENTION
50V
50V
0.22A@31C
0.22A@31C
3.5R
3.5R
0.88A
0.88A
0.36W@25C
0.36W@25C +/-20V
+/-20V
IFP_IOVDD_EN*
1G1D1S
1G1D1S
3
D
Q502
Q502
SOT23
GPU_RST*
2,18
IN
IFP_IOVDD_EN_RC
R612
1K
R612
1K
0402
COMMON
0402
COMMON
5%
5%
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
C717
C717 100PF
100PF
50V
50V 5%
5% C0G
C0G 0402
0402 COMMON
COMMON
SOT23
G
1
COMMON
COMMON
S
2
3V3_F
1G1D1S
1G1D1S
3
D
Q503
Q503
SOT23
SOT23
G
1
COMMON
COMMON
S
-8V
-8V
2
-2.8A@70C
-2.8A@70C 52mR
52mR
-6A
-6A
R630
R630
0.8W@70C
0.8W@70C
10K
10K
+/-8V
+/-8V
5%
5% 0402
0402 COMMON
COMMON
IFP_IOVDD
C GE
www.vinafix.vn
ASSEMBLY PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL POWER SUPPLY LINEARS: 5V, DDC5V, IFP PLLVDD, IFP IOVDD, MIO VDD, 3V3 FILTER, 12V FILTER
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
600-10727-base-sch A
NAME
5
PAGEID DATE
31-OCT-2007
HFDBA
Page 20
A B C D E F G H
POWER SUPPLY: FBVDD/Q
1
2
PEX_VDD
C147
C147 220uF
220uF
2.5V
NVVDD
R637
R637 1K
1K
5%
5% 0402
0402 COMMON
COMMON
3V3_TH_EN_M
R636
R636 10K
10K
5%
5% 0402
0402 no stuff
no stuff
2.5V 20%
20%
C_D_7343
C_D_7343 COMMON
COMMON
C65
C65
4.7UF
3
4.7UF
6.3V
6.3V 10%
10% X5R
X5R C0805_67
C0805_67 COMMON
COMMON
Power Sequence
4
C66
C66 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
PEX_VDD = VREF * (1 + Rtop / Rbot)
1.099V = 0.8V * (1 + 374/1000)
C828
C828 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
12V_F
NET
MIN_LINE_WIDTH NV_NET_MAX_CURRENT
FBVDDQ PS1_FB_BOOT
IN
PS1_FB_BOOT_R
IN
PS1_FB_UGATE
IN
PS1_FB_UGATE_R
IN
PS1_FB_PHASE
IN
PS1_FB_LGATE
IN
PS1_FB_RC
IN
PS1_FB_R1
IN
PS1_FB_SNUB
IN
PS1_FB_FSET
IN
PS1_FB_5VFILT
IN
PS1_FB
IN
PS1_FB_VO
IN
FBVDDQ_FS_DIS
IN
FBVDDQ_EN
IN
20MIL 10A2V <<OCC_ONLY>> 12MIL 12MIL 12MIL 12MIL
12MIL
12MIL 12MIL
12MIL 12MIL 12MIL 12MIL 12MIL
12MIL 12MIL
FBVDDQ
C67
C67 1UF
1UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
C875
C875 470PF
470PF
50V
50V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
COMMON
C876
C876 4700PF
4700PF
25V
25V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
MULTI_STD_SOT223_DPAK
MULTI_STD_SOT223_DPAK
COMMON
COMMON
60A@25C, 42A@100C
60A@25C, 42A@100C
0.0084R
0.0084R 240A
240A
48W@25C
48W@25C
+/-20V
+/-20V
C55
C55 1000UF
1000UF
16V
16V
C_P3_5_D8_H11_5
C_P3_5_D8_H11_5 COMMON
COMMON
use 3055l in bom
4
1G2D1S
1G2D1S
2
D
Q14
Q14
LDOFB_GR_M
G
1
S
16.0
3
20V
20V
C835
C835
4.7UF
4.7UF
6.3V
6.3V 10%
10% X5R
X5R C0805_67
C0805_67 COMMON
COMMON
12V_F
10K
10K
COMMON
COMMON
5%
5%
0402
0402
R638
R638
1B1C1E
1B1C1E
3
C
Q510
Q510
B
1B1C1E
1B1C1E
SW12V_EN*__M
Q505
Q505
SOT23
SOT23 COMMON
COMMON
1
SOT23
SOT23 COMMON
COMMON
E
2
3
C
B
1
E
2
R65
C68
C68
4.7UF
4.7UF
6.3V
6.3V 10%
10% X5R
X5R C0805_67
C0805_67 COMMON
COMMON
VOLTAGE
COMMON
COMMON
COMMON
COMMON
L20
1.5
COMMON
COMMON
C48
C48 470UF
470UF
16V
16V
C_P3_5_D8_H11_5
C_P3_5_D8_H11_5 COMMON
COMMON
0
0
COMMON
COMMON
NV_BOOT_C_M
C831
R536
R536
2.67K
2.67K
1%
1%
0402
0402
D
S
16.0
Q501
Q501
SOT23
SOT23 COMMON
COMMON
C849
C849 1UF
1UF
6.3V
6.3V 10%
10% X7R
X7R 0603
0603 COMMON
COMMON
PS1_FB_R1
3
2
NV_UG_C_M
C50
C50 1000PF
1000PF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
47nFC831
47nF
25V0402
25V0402 10%
10% X7R
X7R COMMON
COMMON
Rbot2
50V
50V
0.22A@31C
0.22A@31C
3.5R
3.5R
0.88A
0.88A
0.36W@25C
0.36W@25C +/-20V
+/-20V
1.5
R56
R56
C874
C874
4.7UF
4.7UF
16V
16V 20%
20% X7R
X7R C1206_113
C1206_113 COMMON
COMMON
C832
C832 .1UF
.1UF
25V
25V 10%
10% X7R
X7R 0603
0603 COMMON
COMMON
Rbot
10A20MIL
12V_F_M
12V_F
COMMON
COMMON
5%
5%
0603
0603
R639 2.2
R639 2.2
0R65
0
COMMON0402
COMMON0402
5%
5%
R518
16.0
374R518
374
COMMON0402
COMMON0402
1%
1% Rtop
16.0
R515
R515 1K
1K
Rbot
1%
1% 0402
0402 COMMON
COMMON
110K for 300KHz 120K for 283KHz
SW12V_C_M
16.0
1000pFC871
1000pF
50V0402
50V0402 10%
10% X7R
X7R COMMON
COMMON
LDOFB_G_M
LDOFB_FB_M
16.0
R769 120K
R769 120K
C871
FS_DIS_M
COMMON0402
COMMON0402
1%
1%
C829
C829 1UF
1UF
25V
25V 10%
10% X7R
X7R C0805_67
C0805_67 COMMON
COMMON
U512
U512
VR_SW=0.8V, VR_LD=0.8V
VR_SW=0.8V, VR_LD=0.8V
SO14
SO14 SO14
SO14 COMMON
COMMON
8
VCC129VCC5
5
LDO_DR
6
LDO_FB
2
FS_DIS
12
PGND
7
GND
PVCC5
UGATE
PHASE
LGATE
SW_FB
C848
0603
X7R
1UF
6.3V
10%
COMMON
C848
0603
X7R
1UF
6.3V
10%
0402
0402
R768
R768 10
10
5%
5% 0402
0402 COMMON
COMMON
5%
5%
12K
12K
NV_BG_M
NV_FB_M
1%
1%
PVCC5_DRV_M
16.0
16.0
R641
R641
R0805_67
R0805_67
16.0 STUFF 0 OHM RISISTOR
Reseve for RT9259A OCP
16.0
16.0
2.15K
2.15K
COMMON
COMMON
C830
0402
0402
COMMON
R772
R772
R0805_67
R0805_67
5%
5%
NV_RC_FB_M
10.0
330PFC830
330PF
50V
50V 5%
5% C0G
C0G COMMON
COMMON
0
0
COMMON
COMMON
5%
5%
VCC5_M
16.0
10
NV_UG_M
14
NV_BOOT_M
1
BOOT
R750
R750
R0805_67
R0805_67
COMMON
COMMON
13
11 4 3
COMP
R640
R640
NV_COMP_M
10.0
3V3_F
R532
R532
1K
1K
5%
5%
0402
0402
COMMON
COMMON
R533
GPIO7_FBVDDQ_VSEL
16
IN
R533 1K
1K
0402
0402 5%
5% COMMON
COMMON
GPIO7_FBVDDQ_VSEL_R
1G1D1S
1G1D1S
C71
C71
0.01UF
0.01UF
10V
10V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
G
1
L20
1.5
1.5
1.2UH
1.2UH
5%
5%
5%
5%
CHKTC3052_1R2M080S
CHKTC3052_1R2M080S COMMON
COMMON
R55
R55
R1206_113
R1206_113
R1206_113
R1206_113
C49
C49
4.7UF
4.7UF
16V
16V 20%
20% X7R
X7R C1206_113
C1206_113 COMMON
COMMON
D
Q13
Q13
?
? ?
? ?
?
DPAKSGD
DPAKSGD
?
?
16.0
G
STUFF
STUFF
S
1G1D1S
1G1D1S
?
? ?
?
Q1 Q2 Q4 UPDATE AOD452 IN BOM
NV_PHASE_M
16.0
D
Q12
Q12
?
? ?
? ?
?
DPAKSGD
DPAKSGD
?
?
G
STUFF
STUFF
S
C833
C833
1G1D1S
1G1D1S
?
?
1000PF
1000PF
?
?
16V
16V 10%
10%
X7R
X7R
0402
0402 COMMON
COMMON
R643
300
R643
300
0402
0402
COMMON
COMMON
1%
1%
0402
0402
R642 1.24K
R642 1.24K
FBVDDQ = VREF * (1 + (Rtop / Rbot1))
1.792V = 0.8V * (1 + (1.24K/ 1K))
1.49V = 0.8V * (1 + (1.07K/ 1.24K)) FBVDDQ = VREF * (1 + (Rtop / Rbot1//Rbot2))
2.098V = 0.8V * (1 + (1.24K/ (1K//3.24K))
1.81V = 0.8V * (1 + (1.07K/ (1.24K//2.67K))
NV_RC_IN_M
COMMON
COMMON
5%
5%
10.0
Rtop
R644
1.07K
R644
1.07K
COMMON
COMMON
0603
0603
1%
1%
Place near drain of the Top FET
Place near drain of the Top FET
C81
C81 .47UF
.47UF
16V
16V 10%
10% X5R
X5R 0603
0603 COMMON
COMMON
1.5
1.5
R52
R52
C834
C834
0402
0402
COMMON
COMMON
5%
5%
NV_SNUBBER_M
10.0
R1206_113
R1206_113
C64
C64 1000PF
1000PF
50V
50V 10%
10% X7R
X7R 0603
0603
.047UF
.047UF
16V
16V 10%
10% X7R
X7R COMMON
COMMON
FBVDDQ: 1.2mil internal plane 500 mil wide from VRM to MEM 3inch from VRM to farthest MEM
FBVDDQ: 1.8-2.0V @ 9A
FBVDD/Q decap near VRM:
1x 47uF 1206 1x 1500uF ALE/OSCON
C82
C82
C128
C128
10UF
10UF
10UF
10UF
16V
16V
16V
16V 10%
10%
10%
10%
X5R
X5R
X5R
X5R
C1206_113
C1206_113
C1206_113
C1206_113 COMMON
COMMON
COMMON
COMMON
L13
L13
1.6 uH
1.6 uH
COMMONCHKTC5035B_1R1M090B
COMMONCHKTC5035B_1R1M090B
D14
D14
12
DIODE_SMD_SMA
DIODE_SMD_SMA 40V
40V
2.1A
2.1A COMMON
COMMON
COMMON
COMMON
C836
C836 1UF
1UF
6.3V
6.3V 10%
10% X5R
X5R 0402
0402 COMMON
COMMON
1
2
FBVDDQ
3
C514
C514
C519
C519
47UF
47UF
47UF
+
+
+
+
C73
C73
C74
C74
1000u
1000u
1000u
1000u
47UF
4V
4V 20%
20% X5R
X5R C0805_67
C0805_67 COMMON
COMMON
4V
4V 20%
20% X5R
X5R C0805_67
C0805_67 COMMON
COMMON
4
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
C GE
www.vinafix.vn
FBVDDQ = 1.792V / 1.49V
FBVDDQ = 2.098V / 1.81V
ASSEMBLY PAGE DETAIL
GPIO7
0
1
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL POWER SUPPLY: FBVDDQ SINGLE PHASE SWITCHER
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
600-10727-base-sch A
NAME
5
PAGEID DATE
31-OCT-2007
HFDBA
Page 21
A B C D E F G H
NVVDD with RT-8805 Two Phase PWM
1
12V_F
Irms = 4.2A @ 0.9V/15A/1Ph Irms = 5.5A @ 1.2V/35A/2Ph
L7004
L7004 Chock 1.2u
Chock 1.2u
Irms=6.0A Isat=8A
2
AOD452 TO-252
3
NVVDD
AOD452 TO-252
EL3 1U_35AEL3 1U_35A
EMI solution
C136
C136
C143
C143
C130
C130
1.0uF
1.0uF
1.0uF
1.0uF
1.0uF
1.0uF
+
+
C129
C129
1.0uF
1.0uF
C119
C119
+
+
C151
C151
C152
C152
C144
820u
820u
C144
820u
820u
10uF
10uF
10uF
10uF
C1206_113
C1206_113
C1206_113
C1206_113
4
Power Sequence
R742
R742 15K
15K
5%
5% 0402
0402 COMMON
COMMON
3V3_TH_EN_N
R741
R741 10K
10K
5%
5% 0402
0402 COMMON
COMMON
C815
C815 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
12V_F3V3_F
10K
10K
5%
5%
0402
0402
R743
R743
1B1C1E
1B1C1E
SW12V_EN*_N
3
C
Q518
Q518
B
1
SOT23
SOT23 COMMON
COMMON
E
2
COMMON
COMMON
EL1
EL1
1U_35A
1U_35A
R113
R113
2.2R
2.2R
R0805_67
R0805_67
C70
C70
3300pF
3300pF
AOD472 TO-252
AOD472 TO-252
1B1C1E
1B1C1E
3
C
Q519
Q519
B
1
SOT23
SOT23 COMMON
COMMON
E
2
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
Ripple Current 6.1A
C138
C138
C154
C154
10uF
10uF
10uF
10uF
C109 .47UF
C109 .47UF
0603 16V
0603 16V
R0805_67
R0805_67
10%
10% X5R
X5R
COMMON
COMMON
COMMON
DS
Q33
Q33
COMMON
R114
R114
0
0
G
8805BOOT1
X
8805LG1
Z
U6
8805PHASE1
1
C69
C69
0.1UF
0.1UF
R121
R121
C0603
C0603
16V
16V
BOOT_1 BOOT_2
0
0
R0805_67
R0805_67 COMMON
COMMON
R84
R84
0
0
R0603
R0603
COMMON
COMMON
DS
Q30
Q30
G
C GE
8805UG1
8805AGND
8805IMAX
68K
68K
R123
R123
R0603
R0603 COMMON
COMMON
8805SS
PHASE1
2
UG1
3
BOOT1
4
AGND
5
IMAX
6
NC
8805VCC
D532
D532
8805RT
33K
33K
Y
BAT54A
BAT54A
R127
R127
R0603
R0603 COMMON
COMMON
23NC24
12V_F
R134
R134 10
10
R0805_67
R0805_67 5%
5% COMMON
COMMON
22
LG1
VCC21VCC
RT8805U6RT8805
NC8RT7NC9NC10GND11SS
ASSEMBLY PAGE DETAIL
12V_F_N
8805HG2
R117
R117
R0805_67
R0805_67 COMMON
COMMON
0
0
Ripple Current 6.1A
DS
G
C110
C110
Q31
Q31
AOD452 TO-252
AOD452 TO-252
0603
0603
C135
C135
8805BOOT2
0.1uF
0.1uF
8805LG2
8805PHASE2
19
20
18
LG2
UG2
17
PHASE2
BOOT2
8805PG
16
PG
15
PI
NV_FB_N
14
FB
COMP_N
13
COMP
GND
12
25
C125
C125
8805PI
0.1uF
0.1uF
R67
R67 10K
10K
C1092
C1092
5%
5%
0402
0402
0.1uF
0.1uF
NS
NS
C77
C77
COMMON
COMMON
0.1UF
0.1UF
C0603
C0603
R0805_67
R0805_67
16V
16V
R130
R130
0
0
12V
C75NCC75 NC
R51
R51 383
383
5%
5%
R0402
R0402
COMMON
COMMON
NS
NS
R122
R122 1K
1K
5%
5% R0402
R0402 COMMON
COMMON
G
DS
Q16
Q16
AOD472 TO-252
AOD472 TO-252
R128
R128
2.2R
2.2R
R0805_67
R0805_67
C76
C76 3300pF
3300pF
GPIO60GPIO5
NVVDD = 1.00V R7403 1.54K R7329 6.19K
NVVDD = 1.05V R7403 1.54K R7329 6.19K R661 24.3K
NVVDD = 1.10V R7403 1.54K R7329 6.19K R676 12.1K
NVVDD = 1.15V (Undefine) R7403 1.54K R7329 6.19K R661 24.3K R676 12.1K
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL POWER SUPPLY: NVVDD DUAL PHASE SWITCHER
0
1
11
C155
C155
10uF
10uF
.47UF
.47UF
16V
16V 10%
10% X5R
X5R COMMON
COMMON
EL4 1U_35AEL4 1U_35A
Co-lay
EL2
EL2
1U_30A
1U_30A
00
1
+
+
C123
C123
C141
C141
330u
330u
10uF
10uF
C134
C134
10uF
10uF
C133
C133
10uF
10uF
C1206_113
C1206_113
C1206_113
C1206_113
COMP_N
R112
R112
4K
4K
R0603
R0603
COMMON
COMMON
C153
C153
NVVDD = 0.95V R7403 1.00K R7329 5.36K
NVVDD = 1.00V R7403 1.00K R7329 5.36K R661 16.2K
C121
C121
100nF
100nF
270pF
270pF
Net Name VoltageCurrent
NVVDD PEX1V2
NVVDD_SENSE
2,21
IN
NVVDD_SENSE_M
IN
NVVDD
Place around GPU
C698
C698 10UF
10UF
10V
10V 10%
10% X5R
X5R C0805_67
C0805_67 COMMON
COMMON
C551
C551 47UF
47UF
6.3V
6.3V 20%
20% X5R
X5R C1206_113
C1206_113 COMMON
COMMON
LINE_WIDTH
36MIL 15A 1.2V 24MIL 1.5A 1.20000
16MIL 0.5A 1.2V 16MIL 0.5A 1.2V
C656
C649
C649 10UF
10UF
10V
10V 10%
10% X5R
X5R C0805_67
C0805_67 COMMON
COMMON
C569
C569 47UF
47UF
6.3V
6.3V 20%
20% X5R
X5R C1206_113
C1206_113 COMMON
COMMON
C656 10UF
10UF
10V
10V 10%
10% X5R
X5R C0805_67
C0805_67 COMMON
COMMON
C564
C564 47UF
47UF
6.3V
6.3V 20%
20% X5R
X5R C1206_113
C1206_113 COMMON
COMMON
C572
C572 10UF
10UF
10V
10V 10%
10% X5R
X5R C0805_67
C0805_67 COMMON
COMMON
C650
C650 10UF
10UF
10V
10V 10%
10% X5R
X5R C0805_67
C0805_67 COMMON
COMMON
C558
C558 47UF
47UF
6.3V
6.3V 20%
20% X5R
X5R C1206_113
C1206_113 COMMON
COMMON
NVVDD near GPU:
5x 10uf 0805 X5R 2x 47uf 1206 X5R 3x 470uf ALE/OSCON
1
CAP for EMI
2
3
NVVDD
EMI solution
C148
C148
C145
C145
C146
C146
C150
+
+
+
+
C142
C142
C140
C140
820u
820u
820u
820u
C150
1.0uF
1.0uF
1.0uF
1.0uF
1.0uF
1.0uF
1.0uF
1.0uF
NVVDD Power Supply
NVVDD = 0.9-1.2V @ 30-35A
NVVDD: 1.2mil internal PLANE 2inch plane width from VRM to GPU 3inch length from VRM to GPU
NV_FB_N
R7329
6.19K
6.19K
R7329
NVVDD
R72970RR7297
Rtop
R7403
R7403
R135
R135
0402
0402
NC
NC
Rbot
0R
1.54K
1.54K
C132NCC132
NC
20
IN
R72960RR7296
0R
NVVDD REMOTE SENSE
C1063
C1063 .1UF
.1UF
10V
10V 10%
10% X5R
X5R C0402
C0402 COMMON
COMMON
2,2
IN
GPIO5
1
0
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
600-10727-base-sch A
NAME
PAGEID DATE
31-OCT-2007
HFDBA
4
5
www.vinafix.vn
Page 22
A B C D E F G H
FrameBuffer: Partition A 16/32Mx32 BGA136 GDDR3
FB_A-CS0-LOW-32bit
M5E
M5E
BGA_0136_P080_140X120
FBA_D[63..0] FBA_DQM[7..0] FBA_DQS_RN[7..0] FBA_DQS_WP[7..0]
H3
F4
H9
F9
K4 H2 K3 M4
K9 H11 K10
L9
K11
M9
K2
L4
G4
G9 H10
H4
J11 J10
J2 J3
V4
V9
A9
A4
K1 K12
J1
J12
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
BA2RAS CSCAS CKEWE CASCS
A4A0
A1 A5
A6A2 A9A3 A0A4
VDDQ
A1A5
VDDQ
A2A6
VDDQ
A11A7 A8/AP A10 A9 A3
BA0
CLK CLK
NC/RFU
SEN (GND)
NONMIRROR
NONMIRROR
RESET
MIRROR
ZQ
VDDA VDDA
VSSA VSSA
*CS1 is required 32Mx32 Memories
*CS1 is required 32Mx32 Memories
VDDQ VDDQ VDDQ
A8/APA10
VDDQ
A7A11
VDDQ VDDQ VDDQ
BA1
VDDQ
BA0BA1
VDDQ
RASBA2
VDDQ VDDQ
WECKE
VDDQ VDDQ VDDQ VDDQ VDDQ
NC/CS1NC/CS1
VDDQ VDDQ VDDQ
MIRROR
MIRROR
VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ
VREF VREF
FBA_D4
0
FBA_D7
1
FBA_D3
2
FBA_D5
3
FBA_D2
4
FBA_D0
5
FBA_D6
6
FBA_D1
7
FBA_DQM0 FBA_DQM1 FBA_DQM2 FBA_DQM3
0
FBA_DQS_RN0 FBA_DQS_RN1 FBA_DQS_RN2 FBA_DQS_RN3
0
FBA_DQS_WP0 FBA_DQS_WP1 FBA_DQS_WP2 FBA_DQS_WP3
0
FBA_CMD[27..0] FBA_CMD[27..0]
3,4,4,4
IN
1
Low Sub-Partition
FBA_CLK0
3,4
IN
FBA_CLK0*
3,4
IN
2
R691
R691 10K
10K
5%
5% 0402
0402 COMMON
COMMON
FBVDDQ
FBVDDQ
3
FBA_CMD27
1
FBA_CMD7
10
CS1
FBA_CMD18
11
FBA_CMD10
8
FBA_CMD0
19
FBA_CMD2
25
FBA_CMD21
22
FBA_CMD20
24
FBA_CMD19
0
FBA_CMD25
2
FBA_CMD22
21
FBA_CMD9
16
FBA_CMD17
23
FBA_CMD24
20
FBA_CMD23
17
FBA_CMD16
9
FBA_CMD3
12
FBA_CMD12
3
FBA_CMD1
27
FBA_CMD11
18
SNN_FBA0_NC1_A SNN_FBA1_NC1_A FBA_CMD14 FBA_CMD14
14
FBA_DEBUG_SEN2 FBA_DEBUG_SEN3
FBA_CMD15 FBA_CMD15
15
FBA_CMD15
FBA_ZQ0_A FBA_ZQ1_A
R722
R722 243
243
1%
1% 0402
0402 COMMON
COMMON
C797
C797 .047UF
.047UF
C798
C798 .047UF
.047UF
16V
16V 10%
10%
16V
16V
X7R
X7R
10%
10%
0402
0402
X7R
X7R
COMMON
COMMON
0402
0402 COMMON
COMMON
3,4
BI
3,4
BI
3,4
BI
3,4
BI
4
VDD VDD VDD VDD VDD VDD VDD VDD
VSS VSS VSS VSS VSS VSS VSS VSS
DDR3:
F1 M1 A2 V2 A11 V11 F12 M12
A1 C1 E1 N1 R1 V1 C4 E4 J4 N4 R4 C9 E9 J9 N9 R9 A12 C12 E12 N12 R12 V12
B1 D1 P1 T1 G2 L2 B4 D4 P4 T4 B9 D9 P9 T9 G11 L11 B12 D12 P12 T12
G1 L1 A3 V3 A10 V10 G12 L12
H1 H12
VREF = 0.70 * FBVDDQ VREF = FBVDDQ * R2/(R1 + R2)
1.26V = 1.8V * 1.3K/(511 + 1.3K)
1.4V = 2.0V * 1.3K/(511 + 1.3K)
M5B
M5B
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
L3
DQ0
M3
DQ1
T3
DQ2
M2
DQ3
R3
DQ4
R2
DQ5
N2
DQ6
T2
DQ7
N3
DQM
P3
RDQS
P2
WDQS
FBVDDQ
FBA_VREF0_A FBA_VREF1_A
FBA Partition
136BGA CMD Mapping
ADDR
CMD
RAS*CMD1
CMD10
CAS*
CMD11
WE*
CMD18
CKE
CMD15
RESET/ODT CS0*
CMD8
CMD19
A<0>
CMD25
A<1>
CMD22
A<2>
CMD24
A<3> A<4>CMD0
CMD2
A<5>
CMD4
A<2>
CMD6
A<3>
CMD5
A<4>
CMD13
A<5>
CMD21
A<6>
CMD16
A<7>
CMD23
A<8>
CMD20
A<9>
CMD17
A<10 A<11>
CMD9
CMD14
A<12>
CMD12
BA0 BA1
CMD3
CMD27
BA2
FBVDDQ
R721
R721
511
511
R1
1%
1%
0402
0402
COMMON
COMMON
R720
R720
1.3K
1.3K
R2
1%
1%
0402
0402
COMMON
COMMON
8 9 10 11 12 13 14 15
1
1
1
FBA_D13
FBA_D15
FBA_D12
FBA_D10
FBA_D8
FBA_D11
FBA_D14
FBA_D9
Low Sub-Partition
Hi Sub-Partition
C799
C799 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
R11
T11
R10
T10
L10 M11 N11 M10
N10 P10 P11
FBVDDQ
R96
R96
511
511
R1
1%
1%
0402
0402
COMMON
COMMON
R95
R95
1.3K
1.3K
R2
1%
1%
0402
0402
COMMON
COMMON
M5A
M5A
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7
DQM RDQS WDQS
C86
C86 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
3,4,4,4
Hi Sub-Partition
FBA_CLK0
3,4
IN
FBA_CLK0*
3,4
IN
FBA_CLK1
3,4
IN
FBA_CLK1*
3,4
FB_A-CS0-HI-32bit
M6C
M6C
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
R719
R719 243
243
1%
1% 0402
0402 COMMON
COMMON
H11 K10
K11
H10
K12
BGA136 COMMON
COMMON
H3 F4 H9 F9
K4 H2 K3 M4 K9
L9 M9
K2 L4
G4 G9
H4 J11 J10
J2
J3
V4
V9
A9
A4
K1
J1 J12
*CS1 is required 32Mx32 Memories
*CS1 is required 32Mx32 Memories
3
3
BA2RAS CSCAS CKEWE
CS CAS
A4A0 A5A1 A6A2
A3 A9
A0A4
A5 A1
A2A6 A11A7
A8/AP A10
A3A9 A8/APA10 A7A11
BA0
BA1 BA0BA1 RASBA2
CKE WE CLK CLK
NC/RFU NC/CS1 NC/CS1 SEN (GND)
NONMIRROR
MIRROR
NONMIRROR
MIRROR
RESET
MIRROR
ZQ
VDDA VDDA
VSSA VSSA
FBA_D28
24
F11
FBA_D25
25
G10
FBA_D29
26
B10
FBA_D26
27
E11
FBA_D31
28
C10
FBA_D30
29
F10
FBA_D24
30
C11
FBA_D27
31
B11
3
E10 D10 D11
M5C
M5C
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7
DQM RDQS WDQS
IN
3,4
IN
3,4
IN
R738
R738 10K
10K
5%
5% 0402
0402 COMMON
COMMON
FBVDDQ
FBA_D22
16
C2
FBA_D17
17
G3
FBA_D19
18
E2
FBA_D23
19
B2
FBA_D16
20
FBA_D18
21
B3
FBA_D21
22
FBA_D20
23
C3
2
E3
2
2
D3 D2
C800
C800 .047UF
.047UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
M5D
M5D
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
DQ0 DQ1 DQ2 DQ3
F2
DQ4 DQ5
F3
DQ6 DQ7
DQM RDQS WDQS
FBA_CMD1
27
FBA_CMD10
8
FBA_CMD11
18
FBA_CMD7
10
CS1
FBA_CMD19
5
FBA_CMD25
13
FBA_CMD4
21
FBA_CMD6
20
FBA_CMD5
19
FBA_CMD13
25
FBA_CMD21
4
FBA_CMD16
9
FBA_CMD23
17
FBA_CMD20
6
FBA_CMD17
23
FBA_CMD9
16
FBA_CMD12
3
FBA_CMD3
12
FBA_CMD27
1
FBA_CMD18
11
FBA_CLK1 FBA_CLK1*
14
15
C87
C87 .047UF
.047UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
FBVDDQ
F1
VDD
M1
VDD
A2
VDD
V2
VDD
A11
VDD
V11
VDD
F12
VDD
M12
VDD
A1
VDDQ
C1
VDDQ
E1
VDDQ
N1
VDDQ
R1
VDDQ
V1
VDDQ
C4
VDDQ
E4
VDDQ
J4
VDDQ
N4
VDDQ
R4
VDDQ
C9
VDDQ
E9
VDDQ
J9
VDDQ
N9
VDDQ
R9
VDDQ
A12
VDDQ
C12
VDDQ
E12
VDDQ
N12
VDDQ
R12
VDDQ
V12
VDDQ
B1
VSSQ
D1
VSSQ
P1
VSSQ
T1
VSSQ
G2
VSSQ
L2
VSSQ
B4
VSSQ
D4
VSSQ
P4
VSSQ
T4
VSSQ
B9
VSSQ
D9
VSSQ
P9
VSSQ
T9
VSSQ
G11
VSSQ
L11
VSSQ
B12
VSSQ
D12
VSSQ
P12
VSSQ
T12
VSSQ
G1
VSS
L1
VSS
A3
VSS
V3
VSS
A10
VSS
V10
VSS
G12
VSS
L12
VSS
FBA_VREF2_A
H1
VREF
FBA_VREF3_A
H12
VREF
VREF = 0.70 * FBVDDQ
DDR3:
VREF = FBVDDQ * R2/(R1 + R2)
1.26V = 1.8V * 1.3K/(511 + 1.3K)
1.4V = 2.0V * 1.3K/(511 + 1.3K)
COMMON
COMMON
COMMON
COMMON
FBVDDQ
R98
R98 511
511
1%
1%
0402
0402
R97
R97
1.3K
1.3K
1%
1%
0402
0402
IN
FBA_D[63..0]
3,4
BI
FBA_DQM[7..0]
3,4
BI
FBA_DQS_WP7
3,4
BI
FBA_DQS_RN7
3,4
BI
FBA_CMD27
3,4,4,4
BI
FBA_VREF0
BI
FBA_VREF1
BI
FBA_VREF2
BI
FBA_VREF3
BI
Termination for Sub-Partition and CLK MUST BE PLACED as close as possible to the BGA memory on the line BEFORE the MEMORY pin!!
Minimize the stub length!!
R1
FBVDDQ
C88
C88
R2
.1UF
.1UF
16V
16V 10%
10% X7R
X7R
R724
R724
0402
0402
511
511
COMMON
COMMON
COMMON
COMMON
COMMON
COMMON
R1
1%
1%
0402
0402
R723
R723
1.3K
1.3K
R2
1%
1%
0402
0402
FBA_CLK0 FBA_CLK0 FBA_CLK1 FBA_CLK1
0.900V 12MIL
0.900V 12MIL
0.900V 12MIL
0.900V 12MIL
C801
C801 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
NV_IMPEDANCEDIFFPAIRNET
NV_IMPEDANCE
MIN_LINE_WIDTH
NV_CRITICAL_NET
80DIFF 80DIFF 1 80DIFF 1 80DIFF 1
NV_CRITICAL_NET
40OHM 1 40OHM 1 40OHM 1 40OHM 1
40OHM 1
1
1
2
3
4
M6A
M6A
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
FBA_D36
32
R10
DQ0
FBA_D33
33
L10
DQ1
FBA_D34
34
M11
DQ2
FBA_D38
35
R11
DQ3
FBA_D39
36
T10
DQ4
FBA_D37
37
T11
DQ5
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
FBA_D35
38
N11
DQ6
FBA_D32
39
M10
DQ7
FBA_DQM4 FBA_DQM5 FBA_DQM6
4
N10
FBA_DQS_RN4 FBA_DQS_RN5 FBA_DQS_RN6
4
FBA_DQS_WP4 FBA_DQS_WP5 FBA_DQS_WP6
4
DQM
P10
RDQS
P11
WDQS
5
5
C GE
M6E
M6E
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
FBA_D47
40
M3
DQ0
FBA_D41
41
L3
DQ1
FBA_D42
42
M2
DQ2
FBA_D46
43
N2
DQ3
FBA_D40
44
R3
DQ4
FBA_D45
45
T2
DQ5
FBA_D43
46
R2
DQ6
FBA_D44
47
T3
DQ7
5
N3
DQM
P3
RDQS
P2
WDQS
www.vinafix.vn
ASSEMBLY PAGE DETAIL
M6D
M6D
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
FBA_D50
48
B10
DQ0
FBA_D55
49
G10
DQ1
FBA_D53
50
F10
DQ2
FBA_D51
51
E11
DQ3
FBA_D54
52
F11
DQ4
FBA_D48
53
C10
DQ5
FBA_D52
54
B11
DQ6
FBA_D49
55
C11
DQ7
6
E10
6
6
DQM
D10
RDQS
D11
WDQS
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL FBA 16/32Mx32 GDDR3 MEMORIES, FBA COMMAND BUS PU'S, FBA CLK TERMS
FBA_DQS_RN7
7
FBA_DQS_WP7
7
M6B
M6B
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
FBA_D61
56
C3
DQ0
FBA_D63
57
C2
DQ1
FBA_D56
58
B3
DQ2
FBA_D59
59
E2
DQ3
FBA_D62
60
B2
DQ4
FBA_D58
61
F3
DQ5
FBA_D60
62
F2
DQ6
FBA_D57
63
G3
DQ7
FBA_DQM7
7
E3
DQM
D3
RDQS
D2
WDQS
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
600-10727-base-sch A
NAME
PAGEID DATE
31-OCT-2007
HFDBA
5
Page 23
A B C D E F G H
FRAMEBUFFER: PARTITION C 16/32Mx32 BGA136 GDDR3
FB_C-CS0-LOW-32bit FB_C-CS0-HI-32bit
M7E
M7E
BGA_0136_P080_140X120
C803
C803 .047UF
.047UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
6,7 6,7 6,7 6,7
H3 F4 H9 F9
K4 H2 K3 M4
K9 H11 K10
L9 K11
M9
K2
L4
G4
G9 H10
H4
J11 J10
J2
J3
V4
V9
A9
A4
K1 K12
J1
J12
BI BI BI BI
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
RAS BA2 CAS CS WE CKE CS CAS
A2 A6
A4 A0 A5 A1 A6 A2 A7 A11 A8/AP A10
A11 A7
BA0
CKE WE CLK CLK
NC/RFU
SEN (GND)
NONMIRROR
NONMIRROR
RESET
MIRROR
ZQ
VDDA VDDA
VSSA VSSA
*CS1 is required 32Mx32 Memories
*CS1 is required 32Mx32 Memories
FBC_D[63..0] FBC_DQM[7..0] FBC_DQS_RN[7..0] FBC_DQS_WP[7..0]
NC/CS1NC/CS1
MIRROR
MIRROR
A4A0 A5A1
A9A3
A3A9 A8/APA10
BA1 BA0BA1 RASBA2
FBC_CMD[27..0] FBC_CMD[27..0]
6,7
IN
1
Low Sub-Partition
6,7
IN
6,7
IN
2
R746
R746 10K
10K
5%
5% 0402
0402 COMMON
COMMON
FBVDDQ
3
FBC_CMD27
1
FBC_CMD7
10
CS1 CS0
FBC_CMD18
11
FBC_CMD10
8
FBC_CMD0
19
FBC_CMD2
25
FBC_CMD21
22
FBC_CMD20
24
FBC_CMD19
0
FBC_CMD25
2
FBC_CMD22
21
FBC_CMD9
16
FBC_CMD17
23
FBC_CMD24
20
FBC_CMD23
17
FBC_CMD16
9
FBC_CMD3
12
FBC_CMD12
3
FBC_CMD1
27
FBC_CMD11
18
FBC_CLK0 FBC_CLK0*
SNN_FBC0_NC1_C SNN_FBC1_NC1_C
FBC_CMD14 FBC_CMD14
14
FBC_DEBUG_SEN2 FBC_DEBUG_SEN3
FBC_CMD15 FBC_CMD15
15
FBC_CMD15
R728
R728 243
243
1%
1% 0402
0402 COMMON
COMMON
FBVDDQ
C802
C802 .047UF
.047UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
4
FBVDDQ
F1
VDD
M1
VDD
A2
VDD
V2
VDD
A11
VDD
V11
VDD
F12
VDD
M12
VDD
A1
VDDQ
C1
VDDQ
E1
VDDQ
N1
VDDQ
R1
VDDQ
V1
VDDQ
C4
VDDQ
E4
VDDQ
J4
VDDQ
N4
VDDQ
R4
VDDQ
C9
VDDQ
E9
VDDQ
J9
VDDQ
N9
VDDQ
R9
VDDQ
A12
VDDQ
C12
VDDQ
E12
VDDQ
N12
VDDQ
R12
VDDQ
V12
VDDQ
B1
VSSQ
D1
VSSQ
P1
VSSQ
T1
VSSQ
G2
VSSQ
L2
VSSQ
B4
VSSQ
D4
VSSQ
P4
VSSQ
T4
VSSQ
B9
VSSQ
D9
VSSQ
P9
VSSQ
T9
VSSQ
G11
VSSQ
L11
VSSQ
B12
VSSQ
D12
VSSQ
P12
VSSQ
T12
VSSQ
G1
VSS
L1
VSS
A3
VSS
V3
VSS
A10
VSS
V10
VSS
G12
VSS
L12
VSS
FBC_VREF0_C
H1
VREF
FBC_VREF1_C
H12
VREF
DDR3:
FBC_DQS_RN0 FBC_DQS_RN1 FBC_DQS_RN2 FBC_DQS_RN3
0
FBC_DQS_WP0 FBC_DQS_WP1 FBC_DQS_WP2 FBC_DQS_WP3
0
M8C
M8C
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
FBC_ZQ0_CFBC_ZQ1_C
R725
R725 243
243
1%
1% 0402
0402 COMMON
COMMON
M7D
M7D
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
M2
DQ0
M3
DQ1
L3
DQ2
N2
DQ3
R2
DQ4
R3
DQ5
T2
DQ6
T3
DQ7
N3
DQM
P3
RDQS
P2
WDQS
H3 F4 H9 F9
K4 H2 K3 M4
K9 H11 K10
L9 K11
M9
K2
L4
G4
G9 H10
H4
J11 J10
J2 J3 V4
V9 A9 A4
K1
K12
J1
J12
COMMON
CS CAS
A3 A9
A5 A1
A8/AP A10
BA0
CKE WE CLK CLK
NC/RFU NC/CS1 NC/CS1 SEN (GND)
NONMIRROR
NONMIRROR
RESET
MIRROR
ZQ
VDDA VDDA
VSSA VSSA
*CS1 is required 32Mx32 Memories
*CS1 is required 32Mx32 Memories
BA1 BA0BA1
MIRROR
MIRROR
BA2RAS CSCAS CKEWE
A4A0 A5A1 A6A2
A0A4
A2A6 A11A7
A3A9 A8/APA10 A7A11
RASBA2
3
3
FBC Partition
136BGA CMD Mapping
ADDR
CMD
CMD1
RAS*
CMD10
CAS*
CMD11
WE*
CMD18
CKE
CMD15
RESET/ODT
CMD8
CS0*
CMD19
A<0>
CMD25
A<1>
CMD22
A<2>
CMD24
CMD2
CMD4 CMD6 CMD5
CMD13
CMD21 CMD16 CMD23 CMD20 CMD17
CMD9
CMD14
CMD12
CMD3
CMD27
R727
R727
511
511
1%
1%
0402
0402
COMMON
COMMON
R726
R726
1.3K
1.3K
1%
1%
0402
0402
COMMON
COMMON
VREF = 0.70 * FBVDDQ VREF = FBVDDQ * R2/(R1 + R2)
1.26V = 1.8V * 1.3K/(511 + 1.3K)
1.4V = 2.0V * 1.3K/(511 + 1.3K)
M7B
M7B
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
FBC_D1
0
F3
DQ0
FBC_D0
1
G3
DQ1
FBC_D4
2
E2
DQ2
FBC_D3
3
B3
DQ3
FBC_D2
4
C3
DQ4
FBC_D6
5
B2
DQ5
FBC_D7
6
F2
DQ6
FBC_D5
7
C2
DQ7
FBC_DQM0 FBC_DQM1 FBC_DQM2 FBC_DQM3
0
E3
DQM
D3
RDQS
D2
WDQS
FBVDDQ
Low Sub-Partition
A<3> A<4>CMD0 A<5>
A<2> A<3>
Hi Sub-Partition A<4> A<5>
A<6> A<7> A<8> A<9> A<10 A<11> A<12>
BA0 BA1 BA2
R1
FBVDDQ
C804
C804 .1UF
.1UF
16V
16V
R2
10%
10% X7R
X7R
R100
R100
0402
0402
511
511
COMMON
COMMON
1%
1% 0402
0402
COMMON
COMMON
R99
R99
1.3K
1.3K
1%
1% 0402
0402
COMMON
COMMON
1
1
1
Hi Sub-Partition
6,7
IN
6,7
IN
R747
R747 10K
10K
5%
5% 0402
0402 COMMON
COMMON
R1
C89
C89 .1UF
.1UF
16V
16V 10%
10% X7R
X7R 0402
0402 COMMON
COMMON
M7A
M7A
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
FBC_D9
8
G10
DQ0
FBC_D8
9
F10
DQ1
FBC_D12
10
C10
DQ2
FBC_D11
11
B10
DQ3
FBC_D10
12
E11
DQ4
FBC_D15
13
C11
DQ5
FBC_D13
14
B11
DQ6
FBC_D14
15
F11
DQ7
E10
DQM
D10
RDQS
D11
WDQS
FBVDDQ
2
FBC_CMD1
27
FBC_CMD10
8
FBC_CMD11
18
FBC_CMD7
10
CS1
FBC_CMD19
5
FBC_CMD25
13
FBC_CMD4
21
FBC_CMD6
20
FBC_CMD5
19
FBC_CMD13
25
FBC_CMD21
4
FBC_CMD16
9
FBC_CMD23
17
FBC_CMD20
6
FBC_CMD17
23
FBC_CMD9
16
FBC_CMD12
3
FBC_CMD3
12
FBC_CMD27
1
FBC_CMD18
11
FBC_CLK1 FBC_CLK1*
14
15
C805
C805
C90
C90
.047UF
.047UF
.047UF
.047UF
16V
16V
16V
16V
10%
10%
10%
10%
X7R
X7R
X7R
X7R 0402
0402
0402
0402 COMMON
COMMON
COMMON
COMMON
FBC_D23
16
FBC_D16
17
FBC_D17
18
FBC_D22
19
FBC_D18
20
FBC_D21
21
FBC_D20
22
FBC_D19
23
2
2
NET
FBC_CLK0
6,7
IN
FBC_CLK0*
6,7
IN
FBC_CLK1
6,7
IN
FBC_CLK1*
6,7
FBVDDQ
IN
FBC_D[63..0]
6,7
BI
FBC_DQM[7..0]
6,7
BI
FBC_DQS_WP7
6,7
BI
FBC_DQS_RN7
6,7
BI
FBC_CMD[27..0]
6,7
IN
FBC_VREF0
BI
FBC_VREF1
BI
FBC_VREF2
BI
FBC_VREF3
BI
R1
C91
C91 .1UF
.1UF
FBVDDQ
16V
16V 10%
10%
R2
X7R
X7R 0402
0402 COMMON
COMMON
R730
R730
511
511
1%
1% 0402
0402
COMMON
COMMON
R729
R729
1.3K
1.3K
1%
1% 0402
0402
COMMON
COMMON
FBVDDQ
F1
VDD
M1
VDD
A2
VDD
V2
VDD
A11
VDD
V11
VDD
F12
VDD
M12
VDD
A1
VDDQ
C1
VDDQ
E1
VDDQ
N1
VDDQ
R1
VDDQ
V1
VDDQ
C4
VDDQ
E4
VDDQ
J4
VDDQ
N4
VDDQ
R4
VDDQ
C9
VDDQ
E9
VDDQ
J9
VDDQ
N9
VDDQ
R9
VDDQ
A12
VDDQ
C12
VDDQ
E12
VDDQ
N12
VDDQ
R12
VDDQ
V12
VDDQ
B1
VSSQ
D1
VSSQ
P1
VSSQ
T1
VSSQ
G2
VSSQ
L2
VSSQ
B4
VSSQ
D4
VSSQ
P4
VSSQ
T4
VSSQ
B9
VSSQ
D9
VSSQ
P9
VSSQ
T9
VSSQ
G11
VSSQ
L11
VSSQ
B12
VSSQ
D12
VSSQ
P12
VSSQ
T12
VSSQ
G1
VSS
L1
VSS
A3
VSS
V3
VSS
A10
VSS
V10
VSS
G12
VSS
L12
VSS
FBC_VREF2_C
H1
VREF
FBC_VREF3_C
H12
VREF
VREF = 0.70 * FBVDDQ
DDR3:
VREF = FBVDDQ * R2/(R1 + R2)
1.26V = 1.8V * 1.3K/(511 + 1.3K)
1.4V = 2.0V * 1.3K/(511 + 1.3K)
M7C
M7C
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
FBC_D25
24
M10
DQ0
FBC_D26
25
L10
DQ1
FBC_D28
26
R11
DQ2
FBC_D31
27
T10
DQ3
FBC_D30
28
T11
DQ4
FBC_D29
29
R10
DQ5
FBC_D27
30
N11
DQ6
FBC_D24
31
M11
DQ7
3
N10
DQM
P10
RDQS
P11
WDQS
COMMON
COMMON
COMMON
COMMON
R102
R102 511
511
1%
1%
0402
0402
R101
R101
1.3K
1.3K
1%
1%
0402
0402
DIFFPAIR
FBC_CLK0 FBC_CLK0 FBC_CLK1 FBC_CLK1
0.900V 12MIL
0.900V 12MIL
0.900V 12MIL
Termination for Sub-Partition and CLK MUST BE PLACED as close as possible to the BGA memory on the line BEFORE the MEMORY pin!!
Minimize the stub length!!
R1
C806
C806 .1UF
.1UF
16V
16V
R2R2
10%
10% X7R
X7R 0402
0402 COMMON
COMMON
NV_IMPEDANCE NV_CRITICAL_NET
80DIFF 1
NV_IMPEDANCE NV_CRITICAL_NET
40OHM 1 40OHM 1
MIN_LINE_WIDTH
12MIL0.900V
180DIFF 180DIFF 180DIFF
140OHM 140OHM
140OHM
1
2
3
4
M8A
M8A
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
FBC_D37
32
M10
DQ0
FBC_D36
33
L10
DQ1
FBC_D38
34
N11
DQ2
FBC_D35
35
T10
DQ3
FBC_D34
36
T11
DQ4
FBC_D32
37
R11
DQ5
FBC_D33
38
R10
DQ6
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
FBC_D39
39
M11
DQ7
FBC_DQM4 FBC_DQM5 FBC_DQM6
4
N10
FBC_DQS_RN4 FBC_DQS_RN5 FBC_DQS_RN6
4
FBC_DQS_WP4 FBC_DQS_WP5 FBC_DQS_WP6
4
DQM
P10
RDQS
P11
WDQS
C GE
40 41 42 43 44 45 46 47
5
5
5
www.vinafix.vn
M8E
M8E
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
FBC_D45
R2
DQ0
FBC_D46
R3
DQ1
FBC_D44
T2
DQ2
FBC_D43
T3
DQ3
FBC_D41
L3
DQ4
FBC_D40
M3
DQ5
FBC_D42
N2
DQ6
FBC_D47
M2
DQ7
N3 P3 P2
ASSEMBLY PAGE DETAIL
DQM RDQS WDQS
6
6
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL FBC 16/32MX32 GDDR3 MEMORIES, FBC CMD BUS PU'S, FBC CLK TERMS
M8D
M8D
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
FBC_D50
48
G10
DQ0
FBC_D48
49
F11
DQ1
FBC_D49
50
E11
DQ2
FBC_D52
51
F10
DQ3
FBC_D51
52
B11
DQ4
FBC_D54
53
C11
DQ5
FBC_D55
54
B10
DQ6
FBC_D53
55
C10
DQ7
6
E10
DQM
D10
RDQS
D11
WDQS
FBC_DQS_RN7
7
FBC_DQS_WP7
7
M8B
M8B
BGA_0136_P080_140X120
BGA_0136_P080_140X120 BGA136
BGA136 COMMON
COMMON
FBC_D57
56
F2
DQ0
FBC_D58
57
E2
DQ1
FBC_D56
58
G3
DQ2
FBC_D60
59
B2
DQ3
FBC_D59
60
F3
DQ4
FBC_D63
61
C3
DQ5
FBC_D61
62
C2
DQ6
FBC_D62
63
B3
DQ7
FBC_DQM7
7
E3
DQM
D3
RDQS
D2
WDQS
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
600-10727-base-sch A
NAME
PAGEID DATE
31-OCT-2007
HFDBA
5
Page 24
A B C D E F G H
TMDS LINK: E & F
1
2
IFPEF_RSET
3
4
TMDS E : Display Port
G1J
G1J
BGA_0969_P080_290X290
BGA_0969_P080_290X290 COMMON
COMMON
9/16 IFPEF
AJ6 AL1
AE7
AD7
9/16 IFPEF
IFPEF_PLLVDD
IFPEF_RSET
IFPE_IOVDD
IFPF_IOVDD
IFPE
IFPE
IFPF
IFPF
DPL3_TXC DPL3_TXC
DPL2_TXD0 DPL2_TXD0
DPL1_TXD1 DPL1_TXD1
DPL0_TXD2 DPL0_TXD2
DPL3_TXC DPL3_TXC
DPL2_TXD0 DPL2_TXD0
DPL1_TXD1 DPL1_TXD1
DPL0_TXD2 DPL0_TXD2
SNN_DP_AUX*
AD4
AUX
SNN_DP_AUX
AE4
AUX
SNN_DP_L3*
AE5
SNN_DP_L3
AE6
SNN_DP_L2*
AF5
SNN_DP_L2
AF4
SNN_DP_L1*
AG4
SNN_DP_L1
AH4
SNN_DP_L0*
AH5
SNN_DP_L0
AH6
SNN_IFPF_AUX*
AF2
AUX
SNN_IFPF_AUX
AF3
AUX
SNN_IFPF_L3*
AH3
SNN_IFPF_L3
AH2
SNN_IFPF_L2*
AH1
SNN_IFPF_L2
AJ1
SNN_IFPF_L1*
AJ2
SNN_IFPF_L1
AJ3
SNN_IFPF_L0*
AL3
SNN_IFPF_L0
AL2
1
2
3
4
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
C GE
www.vinafix.vn
ASSEMBLY PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL TMDS LINK C/D, AC COUPLING, PD's, DVI CONNECTOR MID
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
600-10727-base-sch A
NAME
5
PAGEID DATE
31-OCT-2007
HFDBA
Page 25
A B C D E F G H
DYNAMIC NVVDD
1
3V3_F
10K
10K
COMMON
COMMON
5%
5%
0402
0402
R751
R751
1B1C1E
1B1C1E
3
C
Q520
Q520
B
1
SOT23
SOT23 COMMON
COMMON
E
2
R53
0
R53
0
0402
COMMON
0402
COMMON
5%
5%
C837
C837 .1UF
.1UF
25V
25V 10%
10% X7R
X7R 0603
0603 COMMON
COMMON
1G1D1S
1G1D1S
NVVDDCTRL1
NVVDDCTRL1_C
R661 24.3K
R661 24.3K
3
D
Q506
Q506
SOT23
SOT23
G
1
COMMON
COMMON
S
0402 COMMON
0402 COMMON
1%
2
60V
60V
0.115A
0.115A
7.5R
7.5R
0.8A
0.8A
0.2W
0.2W 20V
20V
1%
GPIO5_VSEL0
3V3_F
10K
10K
5%
5%
0402 COMMON
0402 COMMON
R646
R646
10K
10K
5%
5%
0402 COMMON
0402 COMMON
R645
R645
R658 10K
R658 10K
0402 COMMON
0402 COMMON
5%
5%
2
16,16
IN
3
NV_FB_N
3V3_F
4
16,16
GPIO6_VSEL1
IN
3V3_F
10K
10K
5%
5%
0402 COMMON
0402 COMMON
R647
R647
R659
10KR659
10K
0402 COMMON
0402 COMMON
5%
5%
5%
5%
0402 COMMON
0402 COMMON
R657 10K
R657 10K
10K
10K
COMMON
COMMON
5%
5%
0402
0402
R752
R752
1B1C1E
1B1C1E
3
C
Q521
Q521
B
1
SOT23
SOT23 COMMON
COMMON
E
2
R54
0
R54
0
0402
COMMON
0402
COMMON
5%
5%
NVVDDCTRL0
C838
C838 .1UF
.1UF
25V
25V 10%
10% X7R
X7R 0603
0603 COMMON
COMMON
NVVDDCTRL0_C
R676 12.1K
1G1D1S
1G1D1S
3
D
Q504
Q504
SOT23
SOT23
G
1
COMMON
COMMON
S
2
60V
60V
0.115A
0.115A
7.5R
7.5R
0.8A
0.8A
0.2W
0.2W 20V
20V
R676 12.1K
0402 COMMON
0402 COMMON
1%
1%
20,21
OUT
1
2
3
4
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
C GE
Dynamic NVVDD
www.vinafix.vn
ASSEMBLY PAGE DETAIL
DBA
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL POWER SUPPLY: NVVDD DUAL PHASE SWITCHER
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY SANTA CLARA, CA 95050, USA
NV_PN
600-10727-base-sch A
NAME
5
PAGEID DATE
31-OCT-2007
HF
Loading...