2
3
4
5
1
H G F
DATE
PAGE
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA
NAME
ID
NV_PN
D E
PAGE DETAIL
ASSEMBLY
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
C B
2
1
A
5
4
3
H F D G E B A C
ASSEMBLY NVPN VARIANT
B
1
2
SKU
3
4
5
6
12
13
14
7
8
9
10
11
15
P555-A00: G84M MXM V2.0
256/512MB 128-BIT GDDR2
LVDS, DVI-A, DVI-B, TV-OUT, VGA, HDMI
SLI, HDCP, MXM V2.0 TTP SUPPORT
Table of Contents
Page 1: Cover Page
Page 2: PCI EXPRESS Interface
Page 3: Frame Buffer GPU Interface
Page 4: Frame Buffer Partition A Memories
Page 5: Frame Buffer Partition C Memories
Page 6: Memory Decoupling Caps
Page 7: DACs, Clock-Generation
Page 8: LVDS, TMDS GPU Interface
Page 9: MXM Connector, IO-Section
Page 10: GPIOs. JTAG, Thermal Senser
Page 11: Spread Spectrum, VBIOS and HDCP ROM
Page 12: MIOA(SLI), MIOB
Page 13: NVVDD Power Supply
Page 14: FBVDDQ, PEX1V2 and DAC_Vref Power Supply
Page 15: STRAPS, TTP, MOUNTING HOLE
P407_A01 to P555_A00 change list:
BASE
SKU0001
SKU0002
SKU0003
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
600-10555-9998-000
600-10555-0001-000
600-10555-0002-000
600-10555-0003-000
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL.
G84M-600 450/400 256MB 128bit GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V2.0, HDCP.
G84M-600 450/400 512MB 128bit GDDR2 32Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V2.0, HDCP.
G84M-700 700/400 512MB 128bit GDDR2 32Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V2.0, HDCP.
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
G84M-600 450/400 256MB 128bit GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V2.0, HDCP.
Cover Page
www.vinafix.vn
1) Change MEC1 JEDEC_TYPE from MCH_MXM2_HOLES to MECH_MXM2_HOLES_103NP_4VIAS
2) Add pull low resistor to MIOA_D[0] for straps
3) Add pull up resistor to MIOA_D[6] for straps
600-10555-0001-000 A
p555_a00
myan
1 OF 18
21-DEC-2006
1/14 PCI_EXPRESS
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
VDD
VDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDD
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
PEX_IOVDDQ
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD
VDD_LP
VDD_LP
VDD_LP
VDD_LP
VDD33
VDD33
VDD33
VDD33
VDD33
VDD33
VDD33
VDD33
VDD33
VDD33
VDD33
VDD_LP
VDD_LP
VDD_SENSE
GND_SENSE
VDD33
VDD33
PEX_PLLGND
PEX_PLLDVDD
PEX_PLLAVDD
SPDIF
PEX_RST
RFU
RFU
PEX_RX1
PEX_TX1
PEX_TX1
PEX_RX0
PEX_RX0
PEX_TX0
PEX_TX0
PEX_REFCLK
PEX_REFCLK
PEX_TSTCLK_OUT
PEX_TSTCLK_OUT
PEX_RX1
PEX_TX2
PEX_RX4
PEX_RX4
PEX_RX3
PEX_RX3
PEX_TX4
PEX_TX4
PEX_TX3
PEX_TX3
PEX_RX2
PEX_RX2
PEX_TX2
PEX_TX5
PEX_TX5
PEX_RX5
PEX_TX8
PEX_TX8
PEX_RX7
PEX_RX7
PEX_TX7
PEX_TX7
PEX_RX6
PEX_RX6
PEX_TX6
PEX_TX6
PEX_RX5
PEX_RX8
PEX_RX8
PEX_TX9
PEX_TX9
PEX_TX11
PEX_TX11
PEX_RX11
PEX_RX11
PEX_RX10
PEX_RX10
PEX_TX10
PEX_TX10
PEX_RX9
PEX_RX9
PEX_TX12
PEX_TX12
PEX_RX12
PEX_RX12
PEX_TX15
PEX_TX15
PEX_RX14
PEX_RX14
PEX_TX14
PEX_TX14
PEX_RX13
PEX_RX13
PEX_TX13
PEX_TX13
PEX_RX15
PEX_RX15
1/2 PCI-Express, Power
PEX_RST
CLK_REQ
PEX_REFCLK
PEX_TX2
PEX_RX2
PEX_RX2
PEX_TX1
PEX_TX1
PEX_RX1
PEX_TX0
PEX_TX0
PEX_RX1
PEX_RX0
PEX_REFCLK
PEX_RX0
PEX_TX2
PEX_RX6
PEX_TX5
PEX_TX5
PEX_RX6
PEX_TX4
PEX_TX4
PEX_RX5
PEX_RX5
PEX_TX3
PEX_RX4
PEX_RX4
PEX_TX3
PEX_RX3
PEX_RX3
PEX_TX9
PEX_TX9
PEX_RX9
PEX_RX9
PEX_TX8
PEX_TX8
PEX_RX8
PEX_RX8
PEX_TX7
PEX_TX7
PEX_RX7
PEX_RX7
PEX_TX6
PEX_TX6
PEX_RX11
PEX_RX10
PEX_RX10
PEX_TX10
PEX_TX10
PEX_RX13
PEX_TX12
PEX_TX12
PEX_RX12
PEX_RX12
PEX_RX11
PEX_TX11
PEX_TX11
PEX_RX13
PRSNT2
PRSNT1
PEX_TX15
PEX_RX15
PEX_RX15
PEX_TX15
PEX_TX14
PEX_TX14
PEX_RX14
PEX_RX14
PEX_TX13
PEX_TX13
3V3RUN
(1.5A)
(3.5A)
1V8RUN
(0.5A)
2V5RUN
(4A)
PWR_SRC
(0.5A)
5VRUN
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
2
3
4
5
1
H G F
DATE
PAGE
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA
NAME
ID
NV_PN
D E
PAGE DETAIL
ASSEMBLY
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
C B
2
1
A
5
4
3
H F D G E B A C
G1
G84-600-A1
BGA820
CHANGED
SNN_GPU_AG12
SNN_GPU_AH13
NV_CRITICAL_NET
200
COMMON
1%
C632
0402
C626
0402
C617
0402
C608
0402
C596
0402
C584
0402
0402
C565
0402
C560
0402
C558
0402
C554
0402
C552
0402
C550
0402
C543
0402
C538
0402
C536
0402
NV_IMPEDANCE
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF C571
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
100DIFF 1
100DIFF
100DIFF 1
100DIFF 1
100DIFF 1
100DIFF 1
100DIFF 1
100DIFF 1
100DIFF 1
100DIFF
100DIFF 1
100DIFF 1
100DIFF 1
100DIFF 1
100DIFF 1
100DIFF 1
100DIFF 1
100DIFF 1
100DIFF 1
100DIFF
100DIFF 1
PEX_TSTCLK
1 100DIFF
PEX_TSTCLK
PEX_RCLK
1
PEX_RCLK
1
PEX_TX0_C
1 100DIFF
PEX_TX0_C
1
PEX_RX0
1
PEX_RX0
1
PEX_TX1_C PEX_TX1 AH16
1 100DIFF
PEX_TX1_C
1 100DIFF
PEX_RX1
1
PEX_RX1
1
PEX_TX2_C
1 100DIFF
PEX_TX2_C
PEX_RX2
1
PEX_RX2
1
PEX_TX3_C
1 100DIFF
PEX_TX3_C
1 100DIFF
PEX_RX3
1
PEX_RX3
1
PEX_TX4_C
PEX_TX4_C
PEX_RX4
1
PEX_RX4
1
PEX_TX5_C
PEX_TX5_C
PEX_RX5
1
PEX_RX5
1
PEX_TX6_C
1 100DIFF
PEX_TX6_C
PEX_RX6
1
PEX_RX6
1
PEX_TX7_C
PEX_TX7_C
1
PEX_RX7
1
PEX_RX7
1
PEX_TX8_C
PEX_TX8_C
PEX_RX8
1
PEX_RX8
1
PEX_TX9_C
1 100DIFF
PEX_TX9_C
PEX_RX9
1
PEX_RX9
1
PEX_TX10_C
PEX_TX10_C
PEX_RX10
1
PEX_RX10
1
PEX_TX11_C
1 100DIFF
PEX_TX11_C
PEX_RX11
1
PEX_RX11
1
PEX_TX12_C
1 100DIFF
PEX_TX12_C
PEX_RX12
1
PEX_RX12
1
PEX_TX13_C
1 100DIFF
PEX_TX13_C
PEX_RX13
1
PEX_RX13
1
PEX_TX14_C
PEX_TX14_C
1
PEX_RX14
1
1
PEX_TX15_C
1 100DIFF
PEX_TX15_C
PEX_RX15
1
PEX_RX15
1
G84M-600 450/400 256MB 128bit GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V2.0, HDCP.
PCI EXPRESS Interface
NET_NAME DIFF_PAIR
PEX_TSTCLK
PEX_TSTCLK*
PEX_RCLK
PEX_RCLK*
PEX_TX0
PEX_TX0*
PEX_RX0
PEX_RX0*
PEX_TX1*
PEX_RX1
PEX_RX1*
PEX_TX2
PEX_TX2*
PEX_RX2
PEX_RX2*
PEX_TX3
PEX_TX3*
PEX_RX3
PEX_RX3*
PEX_TX4
PEX_TX4*
PEX_RX4
PEX_RX4*
PEX_TX5
PEX_TX5*
PEX_RX5
PEX_RX5*
PEX_TX6
PEX_TX6*
PEX_RX6
PEX_RX6*
PEX_TX7
PEX_TX7*
PEX_RX7
PEX_RX7*
PEX_TX8
PEX_TX8*
PEX_RX8
PEX_RX8*
PEX_TX9
PEX_TX9*
PEX_RX9
PEX_RX9*
PEX_TX10
PEX_TX10*
PEX_RX10
PEX_RX10*
PEX_TX11
PEX_TX11*
PEX_RX11
PEX_RX11*
PEX_TX12
PEX_TX12*
PEX_RX12
PEX_RX12*
PEX_TX13
PEX_TX13*
PEX_RX13
PEX_RX13*
PEX_TX14
PEX_TX14*
PEX_RX14
PEX_RX14* PEX_RX14 AM28
PEX_TX15
PEX_TX15*
PEX_RX15
www.vinafix.vn
AH15 PEX_RST
AG12
AH13
AM12
AM11
AH14
AJ14
AJ15
AK15
AK13
AK14
AG16
AM14
AM15
AG17
AH17
AL15
AL16
AG18
AH18
AK16
AK17
AK18
AJ18
AL17
AL18
AJ19
AH19
AM18
AM19
AG20
AH20
AK19
AK20
AG21
AH21
AL20
AL21
AK21
AJ21
AM21
AM22
AJ22
AH22
AK22
AK23
AG23
AH23
AL23
AL24
AK24
AJ24
AM24
AM25
AJ25
AH25
AK25
AK26
AH26
AG26
AL26
AL27
AK27
AJ27
AM27
AJ28
AH27
AL28
AL29 PEX_RX15*
DIFF_PAIR NET_NAME
PEX_TX0_C
PEX_TX0_C
PEX_TX1_C PEX_TX1_C
PEX_TX1_C
PEX_TX2_C
PEX_TX2_C
PEX_TX3_C
PEX_TX3_C
PEX_TX4_C
PEX_TX4_C
PEX_TX5_C
PEX_TX5_C
PEX_TX6_C
PEX_TX6_C
PEX_TX7_C
PEX_TX7_C
PEX_TX8_C
PEX_TX8_C
PEX_TX9_C
PEX_TX9_C
PEX_TX10_C
PEX_TX10_C
PEX_TX11_C
PEX_TX11_C
PEX_TX12_C
PEX_TX12_C
PEX_TX13_C
PEX_TX13_C
PEX_TX14_C
PEX_TX14_C
PEX_TX15_C
PEX_TX15_C
NV_CRITICAL_NET
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
NV_IMPEDANCE
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
C640
0402
0402
C621
0402
C613
0402
C603
0402
C590
0402
C582
0402
C566
0402
C563
0402
C559
0402
C557
0402
C553
0402
C551
0402
C546
0402
C540
0402
C537
0402
.1UF
6.3V
10%
X7R
COMMON
.1UF C629
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
.1UF
6.3V
10%
X7R
COMMON
STAFF FOR PEX TEST
R35
0402
PAGE 2) MXM-II GOLDEN EDGE, PCI EXPRESS INTERFACE
3V3RUN
1V8RUN
PWR_SRC
2V5RUN
5VRUN
GND
GND
GND
GND
C34
.1UF
6.3V
10%
X7R
0402
COMMON
C1
.1UF
6.3V
10%
X7R
0402
COMMON
C534
.1UF
6.3V
10%
X7R
0402
COMMON
C47
.1UF
50V
10%
X7R
0603
COMMON
GND
C3
.1UF
6.3V
10%
X7R
0402
COMMON
238
2
1
234
18
17
20
41
44
47
50
53
56
59
62
65
68
71
74
77
80
83
86
89
92
95
98
101
104
107
110
113
116
119
122
125
128
131
138
142
146
150
154
158
164
176
182
188
194
199
200
205
206
211
212
218
223
229
235
236
241
GND
CN1
CON_MXM_X16_EDGE
(NPHY,NONPHY)-X16(_SLI)
NPHY-X16_SLI
NO STUFF
137
GND
139
135
133
PEX_TX0_C
129
PEX_TX0_C*
127
132
130
123
PEX_TX1_C*
121
126
124
PEX_TX2_C
117
PEX_TX2_C*
115
120
118
PEX_TX3_C
111
PEX_TX3_C*
109
114
112
PEX_TX4_C
105
PEX_TX4_C*
103
108
106
PEX_TX5_C
99
PEX_TX5_C*
97
102
100
PEX_TX6_C
93
PEX_TX6_C*
91
96
94
PEX_TX7_C
87
PEX_TX7_C*
85
90
88
PEX_TX8_C 81
PEX_TX8_C*
79
84
82
PEX_TX9_C
75
PEX_TX9_C*
73
78
76
PEX_TX10_C
69
PEX_TX10_C*
67
72
70
PEX_TX11_C
63
PEX_TX11_C*
61
66
64
PEX_TX12_C
57
PEX_TX12_C*
55
60
58
PEX_TX13_C
51
PEX_TX13_C*
49
54
52
PEX_TX14_C
45
PEX_TX14_C*
43
48
46
PEX_TX15_C 39
PEX_TX15_C*
37
42
40
134
38
GND
AD23
AF23
AF24
AF25
AG24
AG25
AC16
AC17
AC21
AC22
AE18
AE21
AE22
AF12
AF18
AF21
AF22
K16
K17
N13
N14
N16
N17
N19
P13
P14
P16
P17
P19
R16
R17
T13
T14
T15
T18
T19
U13
U14
U15
U18
U19
V16
V17
W13
W14
W16
W17
W19
Y13
Y14
Y16
Y17
Y19
Y20
P20
T20
T23
U20
U23
W20
N20
M21
AC11
AC12
AC24
AD24
AE11
AE12
H7
J7
K7
L10
L7
L8
M10
AF15
AE15
AE16
PEX1V2
C541
1UF
6.3V
10%
X5R
0402
COMMON
C564
1UF
6.3V
10%
X5R
0402
COMMON
NVVDD
<<place on bottom
north of GPU
GND
<<place on bottom
east of GPU
GND
<<place on bottom
south of GPU
GND
<<place on bottom
west of GPU
GND
PEX1V2
GND
GND
LB502
220R@100MHz
COMMON
C586
.1UF
6.3V
10%
X7R
0402
COMMON
C594
.1UF
6.3V
10%
X7R
0402 0402
COMMON
C624
1UF
6.3V
10%
X5R
0402
COMMON
C570
1UF
6.3V
10%
X5R
0402 0402
COMMON
C619
1UF
6.3V
10%
X5R
0402
COMMON
C641
1UF
6.3V
10%
X5R
0402 0402
COMMON
3V3RUN
GND
GND
GND
C581
.1UF
6.3V
10%
X7R
0402
COMMON
C644
.1UF
6.3V
10%
X7R
COMMON
C635
.1UF
6.3V
10%
X7R
0402
COMMON
C622
.1UF
6.3V
10%
X7R
COMMON
C589
.1UF
6.3V
10%
X7R
0402
COMMON
C652
.1UF
6.3V
10%
X7R
COMMON
BEAD_0603
C614
4.7UF
6.3V
X5R
0603
COMMON
13.3G<
9.1G>
C562
.1UF
6.3V
10%
X7R
0402
COMMON
C612
.1UF
6.3V
10%
X7R
0402
COMMON
C610
.1UF
6.3V
10%
X7R
0402
COMMON
C631
.1UF
6.3V
10%
X7R
0402
COMMON
C591
.1UF
6.3V
10%
X7R
0402
COMMON
C650
.1UF
6.3V
10%
X7R
0402
COMMON COMMON
C674
.01UF
16V
10%
X7R
0402
COMMON
C569
.1UF
6.3V
10%
X7R
0402
COMMON
1.2V
C633
.1UF
6.3V
10% 10%
X7R
0402
COMMON
9.4B>
12MIL
C597
.01UF
16V
10%
X7R
0402
COMMON
C604
.01UF
16V
10%
X7R
0402
COMMON
C636
.1UF
6.3V
10%
X7R
0402
COMMON
C637
.1UF
6.3V
10%
X7R
0402 0402
COMMON
C615
.1UF
6.3V
10%
X7R
0402
COMMON
C578
.1UF
6.3V
10%
X7R
0402
C658
.01UF
16V
10%
X7R
0402
COMMON
C673
.1UF
6.3V
10%
X7R
0402
COMMON
C642
.1UF
6.3V
10% 10% 10%
X7R
0402 0402
COMMON
C585
.01UF
16V
10%
X7R
0402
COMMON
C616
.01UF
16V
10%
X7R
0402
COMMON
C599
.1UF
6.3V
10%
X7R
0402
COMMON
C588
.1UF
6.3V
10%
X7R
0402
COMMON
C601
.1UF
6.3V
10%
X7R
0402
COMMON
C605
.1UF
6.3V
10%
X7R
0402
COMMON
NVVDD_SENSE
SNN_GND_SENSE
C665
.01UF
16V
10%
X7R
0402
C655
.1UF
6.3V
10%
X7R
0402
COMMON
GND
SPDIF_IN J6
PEX_PLLDVDD
C627
.01UF
16V
X7R
0402
COMMON
C572
.01UF
16V
10%
X7R
0402
COMMON
C600
.01UF
16V
10%
X7R
0402
COMMON
C623
.1UF
6.3V
10%
X7R
0402
COMMON
C609
.1UF
6.3V
10%
X7R
COMMON
C638
.1UF
6.3V
10%
X7R
0402
COMMON
C648
.1UF
6.3V
10%
X7R
0402
COMMON
C639
.01UF
16V
10%
X7R
0402
COMMON COMMON
C647
.1UF
6.3V
10%
X7R
0402
COMMON
C620
.01UF
16V
X7R
COMMON
600-10555-0001-000 A
p555_a00
myan
2 OF 18
21-DEC-2006
OUTBIBIBIBIBIBIBIBIBIBIBIBIBIBIBIBI
3/14 FBC
FBVTT
FBVTT
FBVTT
FBVTT
FBVTT
FBVTT
FBVTT
FBVTT
FBVTT
FBVTT
FBVTT
FBVTT
FBVTT
FBVTT
FBVTT
FBVTT
FBVTT
FBVTT
FBC_CMD0
FBC_CMD4
FBC_CMD3
FBC_CMD2
FBC_CMD1
FBC_CMD5
FBC_CMD6
FBC_CMD7
FBC_CMD8
FBC_CMD9
FBC_CMD10
FBC_CMD11
FBC_CMD12
FBC_CMD13
FBC_CMD14
FBC_CMD15
FBC_CMD16
FBC_CMD17
FBC_CMD18
FBC_CMD19
FBC_CMD20
FBC_CMD21
FBC_CMD22
FBC_CMD23
FBC_CMD24
FBC_CMD25
FBC_CMD26
FBC_PLLAVDD
FBC_PLLVDD
FBC_DEBUG
FBC_CLK1
FBC_CLK1
FBC_CLK0
FBC_CLK0
FBC_CMD28
FBC_CMD27
FBCAL_TERM_GND
FBCAL_PU_GND
FBCAL_PD_VDDQ
FBC_PLLGND
FBCD10
FBCD11
FBCD12
FBCD13
FBCD14
FBCD15
FBCD0
FBCD1
FBCD2
FBCD3
FBCD4
FBCD5
FBCD6
FBCD7
FBCD8
FBCD9
FBCD16
FBCD17
FBCD18
FBCD19
FBCD20
FBCD21
FBCD22
FBCD23
FBCD24
FBCD25
FBCD26
FBCD27
FBCD28
FBCD29
FBCD30
FBCD31
FBCD32
FBCD33
FBCD34
FBCD35
FBCD36
FBCD37
FBCD38
FBCD39
FBCD40
FBCD41
FBCD42
FBCD43
FBCD44
FBCD45
FBCD46
FBCD47
FBCD48
FBCD49
FBCD50
FBCD51
FBCD52
FBCD53
FBCD54
FBCD55
FBCD56
FBCD57
FBCD58
FBCD59
FBCD60
FBCD61
FBCD62
FBCD63
FBCDQM0
FBCDQM1
FBCDQM2
FBCDQM3
FBCDQM4
FBCDQM5
FBCDQM6
FBCDQM7
FBCDQS_WP0
FBCDQS_WP1
FBCDQS_WP2
FBCDQS_WP3
FBCDQS_WP4
FBCDQS_WP5
FBCDQS_WP6
FBCDQS_WP7
FBCDQS_RN0
FBCDQS_RN1
FBCDQS_RN2
FBCDQS_RN3
FBCDQS_RN4
FBCDQS_RN7
FBCDQS_RN6
FBCDQS_RN5
FB_VREF2
2/14 FBA
FBVDD
FBVDD
FBVDD
FBVDD
FBVDD
FBVDD
FBVDD
FBVDD
FBVDD
FBVDD
FBVDD
FBVDD
FBVDD
FBVDD
FBVDD
FBVDD
FBVDD
FBVDD
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBA_CMD0
FBA_CMD2
FBA_CMD3
FBVDDQ
FBA_CMD1
FBA_CMD4
FBA_CMD5
FBA_CMD7
FBA_CMD8
FBA_CMD9
FBA_CMD11
FBA_CMD13
FBA_CMD15
FBA_CMD16
FBA_CMD19
FBA_CMD21
FBA_CMD22
FBA_CMD24
FBA_CMD25
FBA_CMD20
FBA_CMD17
FBA_CMD14
FBA_CMD10
FBA_CMD6
FBA_CMD12
FBA_CMD18
FBA_CMD23
FBA_CMD26
FBA_DEBUG
FBA_CLK0
FBA_PLLAVDD
H_PLLAVDD
FBA_CLK1
FBA_CLK1
FBA_CLK0
FBA_CMD28
FBA_CMD27
NC1
NC2
FBA_PLLGND
FBAD10
FBAD11
FBAD12
FBAD13
FBAD14
FBAD15
FBAD0
FBAD1
FBAD2
FBAD3
FBAD4
FBAD5
FBAD6
FBAD7
FBAD8
FBAD9
FBAD16
FBAD17
FBAD18
FBAD19
FBAD20
FBAD21
FBAD22
FBAD23
FBAD24
FBAD25
FBAD26
FBAD27
FBAD28
FBAD29
FBAD30
FBAD31
FBAD32
FBAD33
FBAD34
FBAD35
FBAD36
FBAD44
FBAD47
FBAD49
FBAD51
FBAD37
FBAD38
FBAD39
FBAD40
FBAD41
FBAD42
FBAD43
FBAD45
FBAD46
FBAD48
FBAD50
FBAD52
FBAD53
FBAD54
FBAD55
FBAD56
FBAD57
FBAD58
FBAD59
FBAD60
FBAD61
FBAD62
FBAD63
FBADQM0
FBADQM1
FBADQM2
FBADQM3
FBADQM4
FBADQM5
FBADQM6
FBADQM7
FBADQS_WP0
FBADQS_WP1
FBADQS_WP2
FBADQS_WP3
FBADQS_WP4
FBADQS_WP5
FBADQS_WP6
FBADQS_WP7
FBADQS_RN0
FBADQS_RN1
FBADQS_RN2
FBADQS_RN3
FBADQS_RN4
FBADQS_RN7
FBADQS_RN6
FBADQS_RN5
FB_VREF1
BIBIBIBIBIBIBIBIBIBIBIBIBIBIBIBIOUT
2
3
4
5
1
H G F
DATE
PAGE
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA
NAME
ID
NV_PN
D E
PAGE DETAIL
ASSEMBLY
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
C B
2
1
A
5
4
3
H F D G E B A C
PAGE 3) GPU MEMORY INTERFACE
G1
G84-600-A1
BGA820
AD29
AE29
AD28
AC28
AB29
AA30
AB30
AM30
AF30
AJ31
AJ30
AJ32
AK29
AM31
AL30
AE32
AE30
AE31
AD30
AC31
AC32
AB32
AB31
AG27
AF28
AH28
AG28
AG29
AD27
AF27
AE28
AA29
AK30
AC30
AG30
AB28
AL32
AF32
AH30
AA28
AL31
AF31
AH29
CHANGED
N27
M27
N28
L29
K27
K28
J29
J28
P30
N31
N30
N32
L31
L30
J30
L32
H30
K30
H31
F30
H32
E31
D30
E30
H28
H29
E29
J27
F27
E27
E28
F28
Y28
M29
M30
G30
F29
L28
K31
G32
G28
M28
K32
G31
G27
E32
4.4A<> 4.5F<>
4.4A< 4.5F<
FBAD<63..0>
FBADQM<7..0>
4.4F<>
4.4F<>
4.4F<>
4.4F<>
4.4F<>
4.4F<>
4.4F<>
4.4F<>
4.4F<>
4.4F<>
4.4F<>
4.4F<>
4.4F<>
4.4F<>
4.4F<>
4.4F<>
FBVDDQ
GND
R527
1K
1%
0402
NO STUFF
FB_VREF1
R529
1K
1%
0402
NO STUFF
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
0
1
2
3
4
5
6
7
FBAD<0>
FBAD<1>
FBAD<2>
FBAD<3>
FBAD<4>
FBAD<5>
FBAD<6>
FBAD<7>
FBAD<8>
FBAD<9>
FBAD<10>
FBAD<11>
FBAD<12>
FBAD<13>
FBAD<14>
FBAD<15>
FBAD<16>
FBAD<17>
FBAD<18>
FBAD<19>
FBAD<20>
FBAD<21>
FBAD<22>
FBAD<23>
FBAD<24>
FBAD<25>
FBAD<26>
FBAD<27>
FBAD<28>
FBAD<29>
FBAD<30>
FBAD<31>
FBAD<32>
FBAD<33>
FBAD<34>
FBAD<35>
FBAD<36>
FBAD<37>
FBAD<38>
FBAD<39>
FBAD<40>
FBAD<41>
FBAD<42>
FBAD<43>
FBAD<44>
FBAD<45>
FBAD<46>
FBAD<47>
FBAD<48>
FBAD<49>
FBAD<50>
FBAD<51>
FBAD<52>
FBAD<53>
FBAD<54>
FBAD<55>
FBAD<56>
FBAD<57>
FBAD<58>
FBAD<59>
FBAD<60>
FBAD<61>
FBAD<62>
FBAD<63>
FBADQM<0>
FBADQM<1>
FBADQM<2>
FBADQM<3>
FBADQM<4>
FBADQM<5>
FBADQM<6>
FBADQM<7>
FBADQS0
FBADQS1
FBADQS2
FBADQS3
FBADQS4
FBADQS5
FBADQS6
FBADQS7
FBADQS0*
FBADQS1*
FBADQS2*
FBADQS3*
FBADQS4*
FBADQS5*
FBADQS6*
FBADQS7*
12MIL
C542
.1UF
6.3V
10%
X7R
0402
COMMON
A12
A18
A21
A24
A27
A3
A30
A6
A9
AA32
AD32
AG32
AK32
C32
F32
J32
M32
R32
AA25
AA26
AB25
AB26
G11
G12
G15
G18
G21
G22
H11
H12
H15
H18
H21
H22
L25
L26
M25
M26
R25
R26
V25
V26
P32
U27
P31
U30
Y31
W32
W31
T32
V27
T28
T31
U32
W29
W30
T27
V28
V30
U31
R27
V29
T30
W28
R29
R30
P29
U28
Y32
Y30
V32
P28
R28
Y27
AA27
AC27
G23
G25
G24
D31
D32
FBA_A<3>
FBA_A<0>
FBA_A<2>
FBA_A<1>
FBB_A<3>
FBB_A<4>
FBB_A<5>
FBA_BA2
FBA_CS0*
FBA_WE*
FBA_BA0
FBA_CKE
FBA_RESET
FBB_A<2>
FBA_A<12>
FBA_RAS*
FBA_A<11>
FBA_A<10>
FBA_BA1
FBA_A<8>
FBA_A<9>
FBA_A<6>
FBA_A<5>
FBA_A<7>
FBA_A<4>
FBA_CAS*
SNN_FBA_CMD26
SNN_FBA_CMD27
SNN_FBA_CMD28
FBA_CLK0
FBA_CLK0*
FBA_CLK1
FBA_CLK1*
FBA_PLLAVDD_GPU
GND
SNN_FBA_NC1_D31
SNN_FBA_NC1_D32
FBA_ODT_GPU
C643
.1UF
6.3V
10%
X7R
0402
COMMON
C576
.1UF
6.3V
10%
X7R
0402
COMMON
C645
.1UF
6.3V
10%
X7R
0402
COMMON
C654
.1UF
6.3V
10%
X7R
0402
COMMON
C598 C661
1UF
6.3V
10%
X5R
0402
COMMON
FBB_A<5..2>
FBA_A<12..0>
3
0
2
1
3
4
5
2
12
11
10
8
9
6
5
7
4
12MIL 1.2V
C568
470PF
16V
10%
X7R
0402
COMMON
FBA_RESET
FBC_RESET
FBC_ODT_GPU
4.5F< 4.1A<
4.4F< 4.2A<
4.4F< 4.2A<
4.4F< 4.1A<
4.4F< 4.2A<
4.4F< 4.3A<
4.4F< 4.3C<
COMMON
C607
.1UF
6.3V
10%
X7R
0402
COMMON
C547
.1UF
6.3V
10%
X7R
COMMON
C670
.1UF
6.3V
10%
X7R
0402
COMMON
C681
.1UF
6.3V
10%
X7R
0402
COMMON
1UF
6.3V
10%
X5R
COMMON
LB501
PEX1V2
C634
.1UF
6.3V
10%
X7R
0402
COMMON
C575
.1UF
6.3V
10%
X7R
0402
COMMON
C611
.1UF
6.3V
10%
X7R
0402
COMMON
C579
.1UF
6.3V
10%
X7R
0402
COMMON
1UF
6.3V
10%
X5R
0402
COMMON
C577
.01UF
16V
10%
X7R
0402
220R@100MHz
BEAD_0603
C539
4.7UF
6.3V
10%
X5R
0603
COMMON COMMON
GND
C548
.1UF
6.3V
10%
X7R
0402
COMMON
C593
.1UF
6.3V
10%
X7R
0402
COMMON
C545
.1UF
6.3V
10%
X7R
0402
COMMON
C618
.1UF
6.3V
10%
X7R
0402
COMMON
C574
1UF
6.3V
10%
X5R
0402
COMMON
4.1A< 4.4F<
4.1A< 4.4F<
4.2A< 4.4F<
4.1A< 4.5F<
4.1A< 4.5F<
4.3C< 4.4F<
4.3E< 4.4F<
ODT OPTION
0
R535
NO STUFF
0402
FBA_ODT_GPU
PLACE THESE RESISTORS AT GPU SIDE
R537
0402
R545
0402
R547
0402
5%
5%
5%
5%
0
COMMON
0
NO STUFF
0
COMMON
FBA_ODT
FBC_ODT
C606
.1UF
6.3V
10%
X7R
0402
COMMON
C587
.1UF
6.3V
10%
X7R
0402 0402
COMMON
C602
.1UF
6.3V
10%
X7R
0402
COMMON
C583
.1UF
6.3V
10%
X7R
0402
COMMON
C573 C625
1UF
6.3V
10%
X5R
0402 0402
COMMON
FBVDDQ
GND
GND
GND
GND
GND
4.2A<
5.2A<
4.5F<
5.5F<
5.4A<> 5.5F<>
5.5F< 5.4A<
FBCD<63..0>
FBCDQM<7..0>
5.4F<>
5.4F<>
5.4F<>
5.4F<>
5.4F<>
5.4F<>
5.4F<>
5.4F<>
5.4F<>
5.4F<>
5.4F<>
5.4F<>
5.4F<>
5.4F<>
5.4F<>
5.4F<>
FBVDDQ
GND
R533
1K
1%
0402
NO STUFF
FB_VREF2
R543
1K
1%
0402
NO STUFF
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
0
1
2
3
4
5
6
7
FBCD<0>
FBCD<1>
FBCD<2>
FBCD<3>
FBCD<4>
FBCD<5>
FBCD<6>
FBCD<7>
FBCD<8>
FBCD<9>
FBCD<10>
FBCD<11>
FBCD<12>
FBCD<13>
FBCD<14>
FBCD<15>
FBCD<16>
FBCD<17>
FBCD<18>
FBCD<19>
FBCD<20>
FBCD<21>
FBCD<22>
FBCD<23>
FBCD<24>
FBCD<25>
FBCD<26>
FBCD<27>
FBCD<28>
FBCD<29>
FBCD<30>
FBCD<31>
FBCD<32>
FBCD<33>
FBCD<34>
FBCD<35> B26
FBCD<36>
FBCD<37>
FBCD<38>
FBCD<39>
FBCD<40>
FBCD<41>
FBCD<42>
FBCD<43>
FBCD<44>
FBCD<45>
FBCD<46>
FBCD<47>
FBCD<48>
FBCD<49>
FBCD<50>
FBCD<51>
FBCD<52>
FBCD<53>
FBCD<54>
FBCD<55>
FBCD<56>
FBCD<57>
FBCD<58>
FBCD<59>
FBCD<60>
FBCD<61>
FBCD<62>
FBCD<63>
FBCDQM<0>
FBCDQM<1>
FBCDQM<2>
FBCDQM<3>
FBCDQM<4>
FBCDQM<5>
FBCDQM<6>
FBCDQS0 C5
FBCDQS1
FBCDQS2
FBCDQS3
FBCDQS4
FBCDQS5
FBCDQS6
FBCDQS7
FBCDQS0*
FBCDQS1*
FBCDQS2*
FBCDQS3*
FBCDQS4*
FBCDQS5*
FBCDQS6*
FBCDQS7*
12MIL
C561
.1UF
6.3V
10%
X7R
0402
COMMON
B7
A7
C7
A2
B2
C4
A5
B5
F9
F10
D12
D9
E12
D11
E8
D8
E7
F7
D6
D5
D3
E4
C3
B4
C10
B10
C8
A10
C11
C12
A11
B11
B28
C27
C26
C30
B31
C29
A31
D28
D27
F26
D24
E23
E26
E24
F23
B23
A23
C25
C23
A22
C22
C21
B22
E22
D22
D21
E21
E18
D19
D18
E19
A4
E11
F5
C9
C28
F24
C24
E20 FBCDQM<7>
E10
E5
B8
A29
D25
B25
F20
C6
E9
E6
A8
B29
E25
A25
F21
A28
G1
G84-600-A1
BGA820
CHANGED
AB23
H16
H17
J10
J23
J24
J9
K11
K12
K21
K22
K24
K9
L23
M23
T25
U25
C13
A16
A13
B17
B20
A19
B19
B14
E16
A14
C15
B16
F17
C19
D15
C17
A17
C16
D14
F16
C14
C18
E14
B13
E15
F15
A20
C20
A15
E13
F13
F18
E17
F12
G8
G10
G9
K26
H26
J26
GND
FBCAL_PD
FBCAL_PU
FBCAL_TERM
SNN_FBVTT_AA23 AA23
SNN_FBVTT_AB23
SNN_FBVTT_H16
SNN_FBVTT_H17
SNN_FBVTT_J10
SNN_FBVTT_J23
SNN_FBVTT_J24
SNN_FBVTT_J9
SNN_FBVTT_K11
SNN_FBVTT_K12
SNN_FBVTT_K21
SNN_FBVTT_K22
SNN_FBVTT_K24
SNN_FBVTT_K9
SNN_FBVTT_L23
SNN_FBVTT_M23
SNN_FBVTT_T25
SNN_FBVTT_U25
FBC_A<3>
FBC_A<0>
FBC_A<2>
FBC_A<1>
FBD_A<3>
FBD_A<4>
FBD_A<5>
FBC_BA2
FBC_CS0*
FBC_WE*
FBC_BA0
FBC_CKE
FBC_RESET
FBD_A<2>
FBC_A<12>
FBC_RAS*
FBC_A<11>
FBC_A<10>
FBC_BA1
FBC_A<8>
FBC_A<9>
FBC_A<6>
FBC_A<5>
FBC_A<7>
FBC_A<4>
FBC_CAS*
SNN_FBC_CMD26
SNN_FBC_CMD27
SNN_FBC_CMD28
FBC_CLK0
FBC_CLK0*
FBC_CLK1
FBC_CLK1*
FBC_ODT_GPU
SNN_FBC_PLLVDD
FBC_PLLAVDD
FBA_RESET
FBA_ODT_GPU
FBC_RESET
FBC_ODT_GPU
50OHM 2
50OHM 2
NV_CRITICAL_NET NV_IMPEDANCE NET
2 50OHM
2 50OHM
FBD_A<5..2>
FBC_A<12..0>
3
0
2
1
3
4
5
2
12
11
10
8
9
6
5
7
4
PLACE CLOSE TO BALLS PLACE CLOSE TO BALLS
12MIL 1.2V
FBVDDQ
40.2
R539
COMMON
0402
1%
40.2
R541
COMMON
0402
1%
40.2
R534
NO STUFF
0402
1%
GND
5.1A<
5.1A<
5.2A<
5.1A<
5.1A<
5.2A<
5.2A<
5.1A<
5.2A<
5.1A<
5.3A<
5.3B<
5.3C<
5.3E<
C660
470PF
16V
10%
X7R
0402
COMMON
5.4F<
5.4F<
5.4F<
5.5F<
5.5F<
5.4F<
5.4F<
5.5F<
5.4F<
5.5F<
5.3F<
5.4F<
5.4F<
5.4F<
C659
.01UF
16V
10%
X7R
0402
COMMON
COMMON
GND
220R@100MHz LB503
BEAD_0603
C646
4.7UF
6.3V
10%
X5R
0603
COMMON
PEX1V2
www.vinafix.vn
G84M-600 450/400 256MB 128bit GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V2.0, HDCP.
Frame Buffer GPU Interface
600-10555-0001-000 A
p555_a00
myan
3 OF 18
21-DEC-2006
PAGE 4) MEMORY PARTITION A
1/2
VDD
VDD
VDD
VDD
VDD
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDL
VDDQ
VSS
VSS
VSS
VSS
VSS
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
Vref
VSSL
A<0>
A<3>
A<4>
A<2>
A<1>
CS
RAS
WE
CAS
A<5>
A<11>
A<9>
NC/A<13>
A<10>
A<12>
NC/A<14>
A<6>
A<7>
A<8>
NC/A<15>
NC/BA<2>
BA<1>
BA<0>
CKE
CLK
CLK
ODT
NC
NC
ININININININININBIBIBIBIBIBIBIBIBIBIBIBIBIBIBIBIINININININININININININBIIN
1/2
VDD
VDD
VDD
VDD
VDD
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDL
VDDQ
VSS
VSS
VSS
VSS
VSS
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
Vref
VSSL
A<0>
A<3>
A<4>
A<2>
A<1>
CS
RAS
WE
CAS
A<5>
A<11>
A<9>
NC/A<13>
A<10>
A<12>
NC/A<14>
A<6>
A<7>
A<8>
NC/A<15>
NC/BA<2>
BA<1>
BA<0>
CKE
CLK
CLK
ODT
NC
NC
1/2
VDD
VDD
VDD
VDD
VDD
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDL
VDDQ
VSS
VSS
VSS
VSS
VSS
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
Vref
VSSL
A<0>
A<3>
A<4>
A<2>
A<1>
CS
RAS
WE
CAS
A<5>
A<11>
A<9>
NC/A<13>
A<10>
A<12>
NC/A<14>
A<6>
A<7>
A<8>
NC/A<15>
NC/BA<2>
BA<1>
BA<0>
CKE
CLK
CLK
ODT
NC
NC
2/2
DQ<6>
DQ<5>
DQ<4>
DQ<3>
DQ<0>
DQ<1>
DQ<2>
DQ<7>
DQM
DQS
DQS
2/2
DQ<6>
DQ<5>
DQ<4>
DQ<3>
DQ<0>
DQ<1>
DQ<2>
DQ<7>
DQM
DQS
DQS
2/2
DQ<6>
DQ<5>
DQ<4>
DQ<3>
DQ<0>
DQ<1>
DQ<2>
DQ<7>
DQM
DQS
DQS
2/2
DQ<6>
DQ<5>
DQ<4>
DQ<3>
DQ<0>
DQ<1>
DQ<2>
DQ<7>
DQM
DQS
DQS
1/2
VDD
VDD
VDD
VDD
VDD
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDL
VDDQ
VSS
VSS
VSS
VSS
VSS
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
Vref
VSSL
A<0>
A<3>
A<4>
A<2>
A<1>
CS
RAS
WE
CAS
A<5>
A<11>
A<9>
NC/A<13>
A<10>
A<12>
NC/A<14>
A<6>
A<7>
A<8>
NC/A<15>
NC/BA<2>
BA<1>
BA<0>
CKE
CLK
CLK
ODT
NC
NC
2/2
DQ<6>
DQ<5>
DQ<4>
DQ<3>
DQ<0>
DQ<1>
DQ<2>
DQ<7>
DQM
DQS
DQS
2/2
DQ<6>
DQ<5>
DQ<4>
DQ<3>
DQ<0>
DQ<1>
DQ<2>
DQ<7>
DQM
DQS
DQS
2/2
DQ<6>
DQ<5>
DQ<4>
DQ<3>
DQ<0>
DQ<1>
DQ<2>
DQ<7>
DQM
DQS
DQS
2/2
DQ<6>
DQ<5>
DQ<4>
DQ<3>
DQ<0>
DQ<1>
DQ<2>
DQ<7>
DQM
DQS
DQS
2
3
4
5
1
H G F
DATE
PAGE
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA
NAME
ID
NV_PN
D E
PAGE DETAIL
ASSEMBLY
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
C B
2
1
A
5
4
3
H F D G E B A C
GND
FBB_A<5..2>
FBA_A<12..0>
FBA_RAS*
FBA_CAS*
FBA_WE*
FBA_CS0*
FBA_A<0>
0
FBA_A<1>
1
FBA_A<2>
2
FBA_A<3>
3
FBA_A<4>
4
FBA_A<5>
5
FBA_A<6>
6
FBA_A<7>
7
FBA_A<8>
8
FBA_A<9>
9
FBA_A<10>
10
FBA_A<11>
11
FBA_A<12>
12
SNN_R8_M1
SNN_R3_M1
SNN_R7_M1
FBA_BA0
FBA_BA1
FBA_BA2
FBA_CKE
FBA_CLK0
FBA_CLK0*
FBA_ODT
SNN_A2_M1
SNN_E2_M1
M501
16MX16DDR2-2.5
K7
L7
K3
L8
M8
M3
M7
N2
N8
N3
N7
P2
P8
P3
M2
P7
R2
R8
R3
R7
L2
L3
L1
K2
J8
K8
K9
A2
E2
BGA84
COMMON
FBVDDQ
A1
E1
J9
M9
R1
A9
C1
C3
C7
C9
E9
G1
G3
G7
G9
J1
A3
E3
J3
N1
P9
GND
A7
B2
B8
D2
D8
E7
F2
F8
H2
H8
J7
FBA_VREF1
J2
R504
0402
COMMON
R505
0402
COMMON
1K
1%
1K
1%
FBVDDQ
GND
C506
.1UF
6.3V
10%
X7R
0402
COMMON
0
1
2
3
4
5
6
7
8
9
10
11
12
FBA_ODT
SNN_A2_M2
SNN_E2_M2
FBA_RAS*
FBA_CAS*
FBA_WE*
FBA_CS0*
FBA_A<0>
FBA_A<1>
FBA_A<2>
FBA_A<3>
FBA_A<4>
FBA_A<5>
FBA_A<6>
FBA_A<7>
FBA_A<8>
FBA_A<9>
FBA_A<10>
FBA_A<11>
FBA_A<12>
SNN_R8_M2
SNN_R3_M2
SNN_R7_M2
FBA_BA0
FBA_BA1
FBA_BA2
FBA_CKE
FBA_CLK0
FBA_CLK0*
M3
16MX16DDR2-2.5
K7
L7
K3
L8
M8
M3
M7
N2
N8
N3
N7
P2
P8
P3
M2
P7
R2
R8
R3
R7
L2
L3
L1
K2
J8
K8
K9
A2
E2
BGA84
COMMON
A1
E1
J9
M9
R1
A9
C1
C3
C7
C9
E9
G1
G3
G7
G9
J1
A3
E3
J3
N1
P9
A7
B2
B8
D2
D8
E7
F2
F8
H2
H8
J7
J2
FBVDDQ
FBA_VREF3
GND
0402
COMMON
0402
COMMON
R40
R41
1K
1%
1K
1%
FBVDDQ
GND
C37
.1UF
6.3V
10%
X7R
0402
COMMON
FBA_RAS*
FBA_CAS*
FBA_WE*
FBA_CS0*
FBA_A<0>
0
FBA_A<1>
1
FBB_A<2>
2
FBB_A<3>
3
FBB_A<4>
4
FBB_A<5>
5
FBA_A<6>
6
FBA_A<7>
7
FBA_A<8>
8
FBA_A<9>
9
FBA_A<10>
10
FBA_A<11>
11
FBA_A<12>
12
SNN_R8_M3
SNN_R3_M3
SNN_R7_M3
FBA_BA0
FBA_BA1
FBA_BA2
FBA_CKE
FBA_CLK1
FBA_CLK1*
FBA_ODT
SNN_A2_M3
SNN_E2_M3
M4
16MX16DDR2-2.5
K7
L7
K3
L8
M8
M3
M7
N2
N8
N3
N7
P2
P8
P3
M2
P7
R2
R8
R3
R7
L2
L3
L1
K2
J8
K8
K9
A2
E2
BGA84
COMMON
FBVDDQ
A1
E1
J9
M9
R1
A9
C1
C3
C7
C9
E9
G1
G3
G7
G9
J1
A3
E3
J3
N1
P9
GND
A7
B2
B8
D2
D8
E7
F2
F8
H2
H8
J7
FBVDDQ
R47
1K
1%
0402
COMMON
FBA_VREF2 J2
R49
1K
1%
0402
COMMON
C61
.1UF
6.3V
10%
X7R
0402
COMMON
GND
FBA_RAS*
FBA_CAS*
FBA_WE*
FBA_CS0*
FBA_A<0>
0
FBA_A<1>
1
FBB_A<2>
2
FBB_A<3>
3
FBB_A<4>
4
FBB_A<5>
5
FBA_A<6>
6
FBA_A<7>
7
FBA_A<8>
8
FBA_A<9>
9
FBA_A<10>
10
FBA_A<11>
11
FBA_A<12>
12
SNN_R8_M4
SNN_R3_M4
SNN_R7_M4
FBA_BA0
FBA_BA1
FBA_BA2
FBA_CKE
FBA_CLK1
FBA_CLK1*
FBA_ODT
SNN_A2_M4
SNN_E2_M4
M502
16MX16DDR2-2.5
K7
L7
K3
L8
M8
M3
M7
N2
N8
N3
N7
P2
P8
P3
M2
P7
R2
R8
R3
R7
L2
L3
L1
K2
J8
K8
K9
A2
E2
BGA84
COMMON
A1
E1
J9
M9
R1
A9
C1
C3
C7
C9
E9
G1
G3
G7
G9
J1
A3
E3
J3
N1
P9
A7
B2
B8
D2
D8
E7
F2
F8
H2
H8
J7
J2
FBVDDQ
FBA_VREF4
GND
R520
0402
COMMON
R524
0402
COMMON
1K
1%
1K
1%
FBVDDQ
GND
C528
.1UF
6.3V
10%
X7R
0402
COMMON
3.3D>
4.4F<
3.3D>
4.4F<
3.3D>
4.4F<
3.4D>
4.5F<
3.3D>
4.5F<
3.3D>
4.4F<
3.3D>
4.5F<
4.4F<
4.4F<
4.4F<
3.3D>
3.3D>
3.3D>
3.5D>
4.5F<
R530
10K
5%
0402
COMMON
R528
10K
5%
0402
COMMON
GND
FBVDDQ
R48
0402
R50
0402
NO STUFF
60.4
COMMON
1%
5%
0
1
2
3
4
5
6
7
32
33
34
35
36
37
38
39
0
FBA_CLK0_TERM
FBAD<0>
FBAD<1>
FBAD<2>
FBAD<3>
FBAD<4>
FBAD<5>
FBAD<6>
FBAD<7>
FBADQM<0>
FBADQS0
FBADQS0*
FBAD<32>
FBAD<33>
FBAD<34>
FBAD<35>
FBAD<36>
FBAD<37>
FBAD<38>
FBAD<39>
FBADQM<4>
FBADQS4
60.4
R51
COMMON
0402
1%
C68
.01UF
16V
10%
X7R
0402
COMMON
GND
M3
16MX16DDR2-2.5
BGA84
COMMON
H9
H7
H3
G8
H1
G2
F1
F9
F3
F7
E8
M4
16MX16DDR2-2.5
BGA84
COMMON
F9
G2
F1
G8
H9
H3
H1
H7
F3
F7
E8 FBADQS4*
FBA_CLK0
FBAD<63..0>
FBADQM<7..0>
4.5F<>
4.5F< 3.3A>
3.4D> 4.4F<
3.1A<>
CLOCK TERMINATIONS
FBA_CLK0*
3.4D> 4.4F<
FBAD<8>
8
FBAD<9>
9
FBAD<10>
10
FBAD<11>
11
FBAD<12>
12
FBAD<13>
13
FBAD<14>
14
FBAD<15>
15
FBADQM<1>
FBADQS1
FBADQS1*
FBAD<40>
40
FBAD<41>
41
FBAD<42>
42
FBAD<43>
43
FBAD<44>
44
FBAD<45> B9
45
FBAD<46>
46
FBAD<47>
47
FBADQM<5>
FBADQS5
FBADQS5*
M501
16MX16DDR2-2.5
BGA84
COMMON
H1
H7
G8
H9
F1
H3
G2
F9
F3
F7
E8
M502
16MX16DDR2-2.5
BGA84
COMMON
D9
D1
C2
D3
B1
D7
C8
B3
B7
A8
4.4F< 3.4D>
FBA_CLK1
16
17
18
19
20
21
22
23
48
49
50
51
52
53
54
55
FBAD<16>
FBAD<17>
FBAD<18>
FBAD<19>
FBAD<20>
FBAD<21>
FBAD<22>
FBAD<23>
FBADQM<2>
FBADQS2
FBADQS2*
FBAD<48>
FBAD<49>
FBAD<50>
FBAD<51>
FBAD<52>
FBAD<53>
FBAD<54>
FBAD<55>
FBADQM<6>
FBADQS6
FBADQS6*
R502
0402
FBVDDQ
R503
0
5%
0402
NO STUFF
60.4
COMMON
1%
FBA_CLK1_TERM
M3
16MX16DDR2-2.5
BGA84
COMMON
D3
D1
C2
B9
B1
D7
D9
C8
B3
B7
A8
M502
16MX16DDR2-2.5
BGA84
COMMON
F9
F1
G2
H1
H3
G8
H7
H9
F3
F7
E8
R501
0402
C502
.01UF
16V
10%
X7R
0402
COMMON
GND
FBA_CLK1*
60.4
COMMON
1%
FBAD<24>
24
FBAD<25>
25
FBAD<26>
26
FBAD<27>
27
FBAD<28>
28
FBAD<29>
29
FBAD<30>
30
FBAD<31>
31
FBADQM<3>
FBADQS3
FBADQS3*
FBAD<56>
56
FBAD<57>
57
FBAD<58>
58
FBAD<59>
59
FBAD<60>
60
FBAD<61> B1
61
FBAD<62>
62
FBAD<63>
63
FBADQM<7>
FBADQS7
G84M-600 450/400 256MB 128bit GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V2.0, HDCP.
Frame Buffer Partition A Memories
3.4D> 4.4F<
C8
B9
D3
D9
D7
B1
D1
C2
B3
B7
A8
D1
C8
C2
D3
D9
D7
B9
B3
B7
A8 FBADQS7*
www.vinafix.vn
M501
16MX16DDR2-2.5
BGA84
COMMON
M4
16MX16DDR2-2.5
BGA84
COMMON
4.4A<>
4.4A<
4.3A<
4.3C<
4.3C<
4.3E<
4.1A<
4.1A<
4.2A<
4.2A<
4.2A<
4.2A<
4.1A<
4.1A<
4.1A<
4.1A<
4.2A<
3.4D>
3.4D>
3.4D>
3.4D>
3.3A<>
3.4A<>
3.4A<>
3.4A<>
3.4A<>
3.4A<>
3.4A<>
3.4A<>
3.4A<>
3.4A<>
3.4A<>
3.4A<>
3.4A<>
3.4A<>
3.4A<>
3.4A<>
3.3D>
3.3D>
3.3D>
3.3D>
3.3D>
3.3D>
3.3D>
3.4D>
3.3D>
3.3D>
3.1A<>
3.3A>
3.5D>
NET
FBA_VREF1
FBA_VREF2
FBA_VREF3
FBA_VREF4
FBA_CLK0
FBA_CLK0*
FBA_CLK1
FBA_CLK1*
FBADQS0
FBADQS0*
FBADQS1
FBADQS1*
FBADQS2
FBADQS2*
FBADQS3
FBADQS3*
FBADQS4
FBADQS4*
FBADQS5
FBADQS5*
FBADQS6
FBADQS6*
FBADQS7
FBADQS7*
FBA_A<12..0>
FBB_A<5..2>
FBA_BA0
FBA_BA1
FBA_CKE
FBA_BA2
FBA_RAS*
FBA_CAS*
FBA_WE*
FBA_CS0*
FBA_CS1*
FBAD<63..0>
FBADQM<7..0>
FBA_ODT
MIN_LINE_WIDTH
16MIL
16MIL
16MIL
DIFFPAIR NET
FBA_CLK0
FBA_CLK0
FBA_CLK1
FBA_CLK1
FBADQS0
FBADQS0
FBADQS1
FBADQS1
FBADQS2
FBADQS2
FBADQS3
FBADQS3
FBADQS4
FBADQS4
FBADQS5
FBADQS5
FBADQS6
FBADQS6
FBADQS7
FBADQS7
16MIL
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
2
2
2
2
2
2
2
2
2
2
2
2
2
2
600-10555-0001-000 A
p555_a00
myan
VOLTAGE
0.9V
0.9V
0.9V
0.9V
IMPEDANCE CRITICAL
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
56OHM
56OHM
56OHM
56OHM
56OHM
56OHM
56OHM
56OHM
56OHM
56OHM
56OHM
50OHM
50OHM
56OHM
4 OF 18
21-DEC-2006
PAGE 5) MEMORY PARTITION C
1/2
VDD
VDD
VDD
VDD
VDD
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDL
VDDQ
VSS
VSS
VSS
VSS
VSS
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
Vref
VSSL
A<0>
A<3>
A<4>
A<2>
A<1>
CS
RAS
WE
CAS
A<5>
A<11>
A<9>
NC/A<13>
A<10>
A<12>
NC/A<14>
A<6>
A<7>
A<8>
NC/A<15>
NC/BA<2>
BA<1>
BA<0>
CKE
CLK
CLK
ODT
NC
NC
INININININBIINININBIBIBIBIBIBIBIBIBIBIBIBIBIBIBIININININININININININBIININ
1/2
VDD
VDD
VDD
VDD
VDD
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDL
VDDQ
VSS
VSS
VSS
VSS
VSS
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
Vref
VSSL
A<0>
A<3>
A<4>
A<2>
A<1>
CS
RAS
WE
CAS
A<5>
A<11>
A<9>
NC/A<13>
A<10>
A<12>
NC/A<14>
A<6>
A<7>
A<8>
NC/A<15>
NC/BA<2>
BA<1>
BA<0>
CKE
CLK
CLK
ODT
NC
NC
1/2
VDD
VDD
VDD
VDD
VDD
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDL
VDDQ
VSS
VSS
VSS
VSS
VSS
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
Vref
VSSL
A<0>
A<3>
A<4>
A<2>
A<1>
CS
RAS
WE
CAS
A<5>
A<11>
A<9>
NC/A<13>
A<10>
A<12>
NC/A<14>
A<6>
A<7>
A<8>
NC/A<15>
NC/BA<2>
BA<1>
BA<0>
CKE
CLK
CLK
ODT
NC
NC
2/2
DQ<6>
DQ<5>
DQ<4>
DQ<3>
DQ<0>
DQ<1>
DQ<2>
DQ<7>
DQM
DQS
DQS
2/2
DQ<6>
DQ<5>
DQ<4>
DQ<3>
DQ<0>
DQ<1>
DQ<2>
DQ<7>
DQM
DQS
DQS
2/2
DQ<6>
DQ<5>
DQ<4>
DQ<3>
DQ<0>
DQ<1>
DQ<2>
DQ<7>
DQM
DQS
DQS
2/2
DQ<6>
DQ<5>
DQ<4>
DQ<3>
DQ<0>
DQ<1>
DQ<2>
DQ<7>
DQM
DQS
DQS
1/2
VDD
VDD
VDD
VDD
VDD
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDQ
VDDL
VDDQ
VSS
VSS
VSS
VSS
VSS
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
VSSQ
Vref
VSSL
A<0>
A<3>
A<4>
A<2>
A<1>
CS
RAS
WE
CAS
A<5>
A<11>
A<9>
NC/A<13>
A<10>
A<12>
NC/A<14>
A<6>
A<7>
A<8>
NC/A<15>
NC/BA<2>
BA<1>
BA<0>
CKE
CLK
CLK
ODT
NC
NC
2/2
DQ<6>
DQ<5>
DQ<4>
DQ<3>
DQ<0>
DQ<1>
DQ<2>
DQ<7>
DQM
DQS
DQS
2/2
DQ<6>
DQ<5>
DQ<4>
DQ<3>
DQ<0>
DQ<1>
DQ<2>
DQ<7>
DQM
DQS
DQS
2/2
DQ<6>
DQ<5>
DQ<4>
DQ<3>
DQ<0>
DQ<1>
DQ<2>
DQ<7>
DQM
DQS
DQS
2/2
DQ<6>
DQ<5>
DQ<4>
DQ<3>
DQ<0>
DQ<1>
DQ<2>
DQ<7>
DQM
DQS
DQS
2
3
4
5
1
H G F
DATE
PAGE
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA
NAME
ID
NV_PN
D E
PAGE DETAIL
ASSEMBLY
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
C B
2
1
A
5
4
3
H F D G E B A C
3.3H>
5.4F<
3.3H>
5.4F<
3.3H>
5.5F<
3.4H>
5.5F<
3.3H>
5.5F<
3.3H>
5.5F<
3.3H>
5.4F<
3.3H>
5.4F<
3.3H>
5.4F<
3.3H>
5.4F<
3.5D>
5.5F<
R546
10K
5%
0402
COMMON
FBD_A<5..2>
FBC_A<12..0>
FBC_RAS*
FBC_CAS*
FBC_WE*
FBC_CS0*
FBC_A<0>
0
FBC_A<1>
1
FBC_A<2>
2
FBC_A<3>
3
FBC_A<4>
4
FBC_A<5>
5
FBC_A<6>
6
FBC_A<7>
7
FBC_A<8>
8
FBC_A<9>
9
FBC_A<10>
10
FBC_A<11>
11
FBC_A<12>
12
SNN_R8_M5
SNN_R3_M5
SNN_R7_M5
FBC_BA0
FBC_BA1
FBC_BA2
FBC_CKE
FBC_CLK0
FBC_CLK0*
R544
10K
5%
0402
COMMON
GND
FBC_ODT
SNN_A2_M5
SNN_E2_M5
GND
M504
16MX16DDR2-2.5
K7
L7
K3
L8
M8
M3
M7
N2
N8
N3
N7
P2
P8
P3
M2
P7
R2
R8
R3
R7
L2
L3
L1
K2
J8
K8
K9
A2
E2
BGA84
COMMON
A1
E1
J9
M9
R1
A9
C1
C3
C7
C9
E9
G1
G3
G7
G9
J1
A3
E3
J3
N1
P9
A7
B2
B8
D2
D8
E7
F2
F8
H2
H8
J7
J2
FBVDDQ
FBC_VREF1
GND
R558
0402
COMMON
R559
0402
COMMON
FBVDDQ
1K
1%
1K
1%
M1
16MX16DDR2-2.5
FBC_RAS*
FBC_CAS*
FBC_WE*
FBC_CS0*
FBC_A<0>
0
FBC_A<1>
1
FBC_A<2>
2
FBC_A<3>
3
FBC_A<4>
4
FBC_A<5>
5
FBC_A<6>
6
FBC_A<7>
7
FBC_A<8>
8
FBC_A<9>
9
FBC_A<10>
10
FBC_A<11>
11
FBC_A<12>
12
SNN_R8_M6
SNN_R3_M6
SNN_R7_M6
FBC_BA0
FBC_BA1
FBC_BA2
FBC_CKE
FBC_CLK0
FBC_CLK0*
FBC_ODT K9
SNN_A2_M6
C678
.1UF
6.3V
10%
X7R
0402
COMMON
GND
SNN_E2_M6
K7
L7
K3
L8
M8
M3
M7
N2
N8
N3
N7
P2
P8
P3
M2
P7
R2
R8
R3
R7
L2
L3
L1
K2
J8
K8
A2
E2
BGA84
COMMON
A1
E1
J9
M9
R1
A9
C1
C3
C7
C9
E9
G1
G3
G7
G9
J1
A3
E3
J3
N1
P9
A7
B2
B8
D2
D8
E7
F2
F8
H2
H8
J7
J2
FBVDDQ
FBC_VREF3
0402
COMMON
0402
COMMON
M2
16MX16DDR2-2.5
FBC_RAS*
FBC_CAS*
FBC_WE*
FBC_CS0*
FBC_A<0>
0
FBC_A<1>
1
FBD_A<2>
2
FBD_A<3>
3
FBD_A<4>
4
FBD_A<5>
5
FBC_A<6>
6
FBC_A<7>
7
FBC_A<8>
8
FBC_A<9>
9
FBC_A<10>
10
FBC_A<11>
11
FBC_A<12>
12
SNN_R8_M7
SNN_R3_M7
SNN_R7_M7
FBC_BA0
FBC_BA1
GND
FBVDDQ
R31
1K
1%
C16
R28
1K
1%
GND
.1UF
6.3V
10%
X7R
0402
COMMON
FBC_BA2
FBC_CKE
FBC_CLK1
FBC_CLK1*
FBC_ODT
SNN_A2_M7
SNN_E2_M7
K7
L7
K3
L8
M8
M3
M7
N2
N8
N3
N7
P2
P8
P3
M2
P7
R2
R8
R3
R7
L2
L3
L1
K2
J8
K8
K9
A2
E2
BGA84
COMMON
A1
E1
J9
M9
R1
A9
C1
C3
C7
C9
E9
G1
G3
G7
G9
J1
A3
E3
J3
N1
P9
A7
B2
B8
D2
D8
E7
F2
F8
H2
H8
J7
J2
FBVDDQ
FBC_VREF2
0402
COMMON
0402
COMMON
R36
R37
1K
1%
1K
1%
GND
FBVDDQ
GND
C25
.1UF
6.3V
10%
X7R
0402
COMMON
0
1
2
3
4
5
6
7
8
9
10
11
12
FBC_RAS*
FBC_CAS*
FBC_WE*
FBC_CS0*
FBC_A<0>
FBC_A<1>
FBD_A<2>
FBD_A<3>
FBD_A<4>
FBD_A<5>
FBC_A<6>
FBC_A<7>
FBC_A<8>
FBC_A<9>
FBC_A<10>
FBC_A<11>
FBC_A<12>
SNN_R8_M8
SNN_R3_M8
SNN_R7_M8
FBC_BA0
FBC_BA1
FBC_BA2
FBC_CKE
FBC_CLK1
FBC_ODT K9
SNN_E2_M8
K7
L7
K3
L8
M8
M3
M7
N2
N8
N3
N7
P2
P8
P3
M2
P7
R2
R8
R3
R7
L2
L3
L1
K2
J8
K8 FBC_CLK1*
A2 SNN_A2_M8
E2
M503
16MX16DDR2-2.5
BGA84
COMMON
A1
E1
J9
M9
R1
A9
C1
C3
C7
C9
E9
G1
G3
G7
G9
J1
A3
E3
J3
N1
P9
A7
B2
B8
D2
D8
E7
F2
F8
H2
H8
J7
J2
FBVDDQ
FBC_VREF4
R532
0402
COMMON
GND
1K
1%
FBVDDQ
GND
R542
1K
1%
0402
COMMON
C567
.1UF
6.3V
10%
X7R
0402
COMMON
FBVDDQ
R29
0
5%
0402
3.4H> 5.3F<
3.1E<> 5.5F<>
5.5F< 3.3E>
FBC_CLK0
FBCD<63..0>
FBCDQM<7..0>
0402
R30
NO STUFF
60.4
COMMON
1%
FBC_CLK0_TERM
C18
.01UF
16V
10%
X7R
0402
COMMON
GND
0
1
2
3
4
5
6
7
32
33
34
35
36
37
38
39
R33
0402
1%
FBCD<0>
FBCD<1>
FBCD<2>
FBCD<3>
FBCD<4>
FBCD<5>
FBCD<6>
FBCD<7>
FBCDQM<0>
FBCDQS0
FBCDQS0*
FBCD<32>
FBCD<33>
FBCD<34>
FBCD<35>
FBCD<36>
FBCD<37>
FBCD<38> D3
FBCD<39>
FBCDQM<4>
FBCDQS4
60.4
COMMON
B9
D7
D9
D1
B1
C2
D3
C8
B3
B7
A8
C8
B9
D9
D7
D1
B1
C2
B3
B7
A8 FBCDQS4*
M504
16MX16DDR2-2.5
BGA84
COMMON
M2
16MX16DDR2-2.5
BGA84
COMMON
CLOCK TERMINATIONS
FBC_CLK0*
5.4F< 3.4H>
FBCD<8>
8
FBCD<9>
9
FBCD<10>
10
FBCD<11>
11
FBCD<12>
12
FBCD<13>
13
FBCD<14>
14
FBCD<15>
15
FBCDQM<1>
FBCDQS1
FBCDQS1*
FBCD<40>
40
FBCD<41>
41
FBCD<42>
42
FBCD<43>
43
FBCD<44>
44
FBCD<45>
45
FBCD<46> D9
46
FBCD<47>
47
FBCDQM<5>
FBCDQS5
5.4F< 3.4H>
M1
16MX16DDR2-2.5
BGA84
COMMON
H1
G8
H7
G2
H9
H3
F9
F1
F3
F7
E8
M503
16MX16DDR2-2.5
BGA84
COMMON
C8
D7
B9
C2
B1
D3
D1
B3
B7
A8 FBCDQS5*
FBC_CLK1
16
17
18
19
20
21
22
23
48
49
50
51
52
53
54
55
NO STUFF
R536
0402
FBCD<16>
FBCD<17>
FBCD<18>
FBCD<20>
FBCD<21>
FBCD<22>
FBCD<23>
FBCDQM<2>
FBCDQS2
FBCDQS2*
FBCD<48>
FBCD<49>
FBCD<50>
FBCD<51>
FBCD<52>
FBCD<53>
FBCD<54>
FBCD<55>
FBCDQM<6>
FBCDQS6
FBCDQS6*
FBVDDQ
R531
0
5%
0402
FBC_CLK1_TERM
60.4
COMMON
1%
C580
.01UF
16V
10%
X7R
0402
COMMON
GND
D1
C2
B1
D3 FBCD<19>
D9
B9
C8
D7
B3
B7
A8
G2
F9
F1
H3
H9
G8
H1
H7
F3
F7
E8
M1
16MX16DDR2-2.5
BGA84
COMMON
M2
16MX16DDR2-2.5
BGA84
COMMON
R540
0402
FBC_CLK1*
60.4
COMMON
1%
FBCD<24>
24
FBCD<25>
25
FBCD<26>
26
FBCD<27>
27
FBCD<28>
28
FBCD<29>
29
FBCD<30>
30
FBCD<31>
31
FBCDQM<3>
FBCDQS3
FBCDQS3*
FBCD<56>
56
FBCD<57>
57
FBCD<58>
58
FBCD<59>
59
FBCD<60>
60
FBCD<61>
61
FBCD<62> H7
62
FBCD<63>
63
FBCDQM<7>
FBCDQS7
G84M-600 450/400 256MB 128bit GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V2.0, HDCP.
Frame Buffer Partition C Memories
3.4H> 5.4F<
www.vinafix.vn
M504
16MX16DDR2-2.5
BGA84
COMMON
F9
G2
F1
G8
H9
H1
H7
H3
F3
F7
E8
M503
16MX16DDR2-2.5
BGA84
COMMON
F9
G2
G8
F1
H1
H9
H3
F3
F7
E8 FBCDQS7*
5.4A<>
5.4A<
5.1A<
5.1A<
5.2A<
5.2A<
5.2A<
5.2A<
5.1A<
5.1A<
5.1A<
5.1A<
5.3A< 3.4H>
3.4H>
5.3B<
3.4H>
5.3C<
3.4H>
5.3E<
3.3E<>
3.4E<>
3.4E<>
3.4E<>
3.4E<>
3.4E<>
3.4E<>
3.4E<>
3.4E<>
3.4E<>
3.4E<>
3.4E<>
3.4E<>
3.4E<>
3.4E<>
3.4E<>
3.3H>
3.3H>
3.3H>
3.3H>
3.3H>
3.3H>
3.3H>
3.4H>
3.3H>
3.3H>
3.1E<>
3.3E>
3.5D> 5.2A<
NET
FBC_VREF1
FBC_VREF2
FBC_VREF3
FBC_VREF4
FBC_CLK0 FBC_CLK0
FBC_CLK0*
FBC_CLK1
FBC_CLK1*
FBCDQS0
FBCDQS0*
FBCDQS1
FBCDQS1*
FBCDQS2
FBCDQS2*
FBCDQS3
FBCDQS3*
FBCDQS4
FBCDQS4*
FBCDQS5
FBCDQS5*
FBCDQS6
FBCDQS6*
FBCDQS7
FBCDQS7*
FBC_A<12..0>
FBD_A<5..2>
FBC_BA0
FBC_BA1
FBC_CKE
FBC_BA2
FBC_RAS*
FBC_CAS*
FBC_WE*
FBC_CS0*
FBC_CS1*
FBCD<63..0>
FBCDQM<7..0>
FBC_ODT
DIFFPAIR NET
FBC_CLK0
FBC_CLK1
FBC_CLK1
FBCDQS0
FBCDQS0
FBCDQS1
FBCDQS1
FBCDQS2
FBCDQS2
FBCDQS3
FBCDQS3
FBCDQS4
FBCDQS4
FBCDQS5
FBCDQS5
FBCDQS6
FBCDQS6
FBCDQS7
FBCDQS7
MIN_LINE_WIDTH
16MIL
16MIL
16MIL
16MIL
600-10555-0001-000 A
p555_a00
myan
CRITICAL
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
2
2
2
2
2
2
2
2
2
2
2
2
2
2
VOLTAGE
0.9V
0.9V
0.9V
0.9V
IMPEDANCE
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
100DIFF
56OHM
56OHM
56OHM
56OHM
56OHM
56OHM
56OHM
56OHM
56OHM
56OHM
56OHM
50OHM
50OHM
56OHM
5 OF 18
21-DEC-2006
PAGE 6) MEMORY DECOUPLING CAPS
2
3
4
5
1
H G F
DATE
PAGE
NVIDIA CORPORATION
2701 SAN TOMAS EXPRESSWAY
SANTA CLARA, CA 95050, USA
NAME
ID
NV_PN
D E
PAGE DETAIL
ASSEMBLY
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
C B
2
1
A
5
4
3
H F D G E B A C
DECOUPLING CAPS FOR MEMORYS (PARTION A AND PARTION C)
FBVDDQ
C595
.1UF
6.3V
10%
X7R
0402
COMMON
NVVDD
C13
.1UF
6.3V
10%
X7R
0402
COMMON
C30
.1UF
6.3V
10%
X7R
0402
COMMON
C628
.1UF
6.3V
10%
X7R
0402
COMMON
C630
.1UF
6.3V
10%
X7R
0402
COMMON
GND
C9 C31
.1UF
6.3V
10%
X7R
0402
COMMON
.1UF
6.3V
10%
X7R
0402
COMMON
FBVDDQ
C508
.1UF
6.3V
10%
X7R X7R
0402
COMMON
FBVDDQ
C691
.1UF
6.3V
10%
X7R
0402
COMMON
C592
.1UF
6.3V
10%
X7R
0402
COMMON COMMON
C527
.1UF
6.3V
10%
0402
COMMON COMMON
C690
.1UF
6.3V
10%
X7R
0402
COMMON
C555
.1UF
6.3V
10%
X7R
0402
C510
.1UF
6.3V
10%
X7R
0402
C692
.1UF
6.3V
10%
X7R
0402
COMMON
C544
.1UF
6.3V
10%
X7R
0402
COMMON
C509
.1UF
6.3V
10%
X7R X7R
0402
COMMON
C653
.1UF
6.3V
10%
X7R
0402
COMMON
C556
.1UF
6.3V
10%
X7R
0402
COMMON
C530
.1UF
6.3V
10%
0402
COMMON
C657
.1UF
6.3V
10%
X7R
0402
COMMON
C549
4.7UF
6.3V
10%
X5R
0603
COMMON
GND
C501
4.7UF
6.3V
10%
X5R
0603
COMMON
GND
C694
4.7UF
6.3V
10%
X5R
0603
COMMON
NVVDD TRANSITION CAP NEAR BY PARTION A
FBVDDQ
GND
FBVDDQ
C36
.1UF
6.3V
10%
X7R
0402
COMMON
FBVDDQ
C23
.1UF
6.3V
10%
X7R X7R
0402
COMMON
FBVDDQ
C60
.1UF
6.3V
10%
X7R
0402
COMMON
FBVDDQ
C58
.1UF
6.3V
10%
X7R
0402
COMMON
C24
.1UF
6.3V
10%
0402
COMMON
C39
.1UF
6.3V
10%
X7R
0402
COMMON
C54
.1UF
6.3V
10%
X7R
0402 0402
COMMON
C28
.1UF
6.3V
10%
X7R
0402
COMMON
C63
.1UF
6.3V
10%
X7R
0402
COMMON
C38
.1UF
6.3V
10%
X7R
COMMON
C26
.1UF
6.3V
10%
X7R
0402
COMMON
C62
.1UF
6.3V
10%
X7R
0402
COMMON
C59
.1UF
6.3V
10%
X7R
0402
COMMON
C29
.1UF
6.3V
10%
X7R
0402
COMMON
C40
.1UF
6.3V
10%
X7R
0402
COMMON
C64
4.7UF
6.3V
10%
X5R
0603
COMMON
GND
C65
.1UF
6.3V
10%
X7R
0402
NVVDD
GND
C512
.1UF
6.3V
10%
X7R
0402
COMMON
C519
.1UF
6.3V
10%
X7R
0402
COMMON
C529
.1UF
6.3V
10%
X7R
0402
COMMON
C22
4.7UF
6.3V
10%
X5R
0603
COMMON
GND
C69
4.7UF
6.3V
10%
X5R
0603
COMMON
GND
C55
.1UF
6.3V
10%
X7R
0402
COMMON
C46
.1UF
6.3V
10%
X7R
0402
COMMON COMMON
NVVDD TRANSITION CAP NEAR BY PARTION C
C525
.1UF
6.3V
10%
X7R
0402
COMMON COMMON
C505
.1UF
6.3V
10%
X7R
0402
C513
.1UF
6.3V
10%
X7R
0402
COMMON
C526
.1UF
6.3V
10% 10%
0402
COMMON
C507
.1UF
6.3V
X7R X7R
0402
COMMON
C504
4.7UF
6.3V
10%
X5R
0603
COMMON
GND
C15
.1UF
6.3V
10%
X7R X7R
0402
COMMON
C14
.1UF
6.3V
10%
0402
COMMON
C21
.1UF
6.3V
10%
X7R
0402
COMMON
G84M-600 450/400 256MB 128bit GDDR2 16Mx16 84FBGA, LVDS + DVI_A/DVI_B + TV_OUT + VGA, MXM V2.0, HDCP.
Memory Decoupling Caps
www.vinafix.vn
C19
.1UF
6.3V
10%
X7R
0402
COMMON
C8
.1UF
6.3V
10%
X7R
0402
COMMON
C11
4.7UF
6.3V
10%
X5R
0603
COMMON
GND
600-10555-0001-000 A
p555_a00
myan
6 OF 18
21-DEC-2006