MSI MS-V090 Schematic

5
<Variant Name>
<Variant Name>
<Variant Name>
Title
Title
Title
4
3
2
Date:Schematic No.
Date:Schematic No.
Date:Schematic No.
1
RV550 LP HDMI VGA 256/512MB DDR2
RV550 LP HDMI VGA 256/512MB DDR2
RV550 LP HDMI VGA 256/512MB DDR2
This schematic represents the PCB, it does not represent any specific SKU.
This schematic represents the PCB, it does not represent any specific SKU.
NOTE:
NOTE:
REVISION HISTORY
REVISION HISTORY
REVISION HISTORY
D D
PCB
PCB
Sch
Sch
Sch Rev
Rev
Rev
C C
PCB Rev
Rev
Rev
01 00A 05-12-06 Copied from 105-A676xx-30.
Date
Date
Date
NOTE:
This schematic represents the PCB, it does not represent any specific SKU. For Stuffing options (component values, DNI’s, …) please consult the product specific BOM.
For Stuffing options (component values, DNI’s, …) please consult the product specific BOM.
For Stuffing options (component values, DNI’s, …) please consult the product specific BOM. Please contact ATI representative to obtain latest BOM closest to the application desired.
Please contact ATI representative to obtain latest BOM closest to the application desired.
Please contact ATI representative to obtain latest BOM closest to the application desired.
105-B173xx-00A
105-B173xx-00A
105-B173xx-00A
Sunday, November 26, 2006
Sunday, November 26, 2006
Sunday, November 26, 2006
Rev
Rev
Rev
0
0
0
B B
A A
5
4
3
2
1
www.vinafix.vn
5
4
3
2
1
MEMORY CHANNEL A
D D
POWER REGULATION
From +12V
VDDC, MVDD
From +12V LINEAR:
+5V, +5V_VESA,
C C
+5V_VESA2, RageTheater
From +12V DIRECT:
FAN
From +3.3V LINEAR:
VDDC_CT, MPVDD, PVDD, TPVDD, T2PVDD, TXVDDR, T2XVDDR, AVDD, A2VDD, VDD1DI, VDD2DI, PCIE, VDDR3, VDDR4, VDDR5, VDDRH MVDD
DDR2 16M/32Mx16
FAN
Straps
BIOS (HDCP)
Speed control & temperature sense
INTERRUPT
Temp. Sensing
MEM A MEM B
DAC2
GPIO
HPD2
TMDS
ROM
DDC3 GPIO17
DDC2 DDC DDC3 TPI HPD1 GPIO16 CLR INT
D+/D-
RV550
DAC1
Composite, SVideo and Component TVO
TVO
TMDS
CRT
H/VSync
DDC1
POWER DELIVERY
+PCIE_SOURCE
B B
+3.3V
3.3V_BUS delayed circuit
+12V_BUS
JTAG
GPIO 1,3,4,5,6
Single-Link TMDS
Dual-Link LVTM
HPD1
GPIO14
PCI-Express
MEMORY CHANNEL B
DDR2 16M/32Mx16
INT LOGIC
TMDS matching
TVO Filters
VIDEO
SIL1932
AUDIO INT TPI
SPDIF
RBG Filters
TVO HEADER
TVO MINIDIN CONN
HPD
HDMI CONN
HDMI
DDC DDC
SPDIF IN /AMP
HPD
DVI-I
&
Slim-VGA
CONN
SMPS Enable Circuit
+3.3V_BUS +12V_BUS
A A
5
PCI-Express Bus
4
RV550 DDR2 FH 8-Layer
ATI Technologies Inc.
ATI Technologies Inc.
ATI Technologies Inc.
1 Commerce Valley Drive East
1 Commerce Valley Drive East
1 Commerce Valley Drive East Markham, Ontario
Markham, Ontario
Markham, Ontario Canada, L3T 7X6
Canada, L3T 7X6
Canada, L3T 7X6 (905) 882-2600
(905) 882-2600
(905) 882-2600
Title
Title
Title
RV550 LP HDMI VGA 256/512MB DDR2
RV550 LP HDMI VGA 256/512MB DDR2
RV550 LP HDMI VGA 256/512MB DDR2
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
C
C
C
Date: Sheet
Date: Sheet
3
2
Date: Sheet
105-B173xx-00A
105-B173xx-00A
105-B173xx-00A
1
0
0
19 19Sunday, November 26, 2006
19 19Sunday, November 26, 2006
19 19Sunday, November 26, 2006
0
of
of
of
www.vinafix.vn
8
7
6
5
4
3
2
1
+12V_BUS
C1
CAP CER 10UF 20% 16V X5R
10UFC110UF
(1206)1.8MM H MAX
+12V_BUS
+12V_BUS
C3
C3
D D
C C
B B
C2 150nF_16VC2150nF_16V
+3.3V_BUS
CAP CER 10UF 10% 6.3V X5R (0805)1.4MM MAX THICK
C4 10uFC410uF
+3.3V_BUS
+3.3V_BUS
C5 1uF_6.3VC51uF_6.3V
Place these caps last, ideally as close to the bus connector as possible
150nF_16V
150nF_16V LF CAP CER 150NF 10% 16V X7R (0603)
LF CAP CER 150NF 10% 16V X7R (0603)
C6 1uF_6.3VC61uF_6.3V
A_HSYNC_DAC1
TP5TP5
PETn0_GFXRn0
PETp1_GFXRp1 PETn1_GFXRn1
PETp2_GFXRp2 PETn2_GFXRn2
PETp3_GFXRp3 PETn3_GFXRn3
PETp4_GFXRp4 PETn4_GFXRn4
PETp5_GFXRp5 PETn5_GFXRn5
PETp6_GFXRp6 PETn6_GFXRn6
PETp7_GFXRp7 PETn7_GFXRn7
PETp8_GFXRp8 PETn8_GFXRn8
PETp9_GFXRp9 PETn9_GFXRn9
PETp10_GFXRp10 PETn10_GFXRn10
PETp11_GFXRp11 PETn11_GFXRn11
PETp12_GFXRp12 PETn12_GFXRn12
PETp13_GFXRp13 PETn13_GFXRn13
PETp14_GFXRp14 PETn14_GFXRn14
PETp15_GFXRp15 PETn15_GFXRn15
TP6TP6
DNI
R6 0RR6 0R R5 0RR5 0R R4 0RR4 0R
PRESENCE
PCI-EXPRESS EDGE CONNECTOR
+12V_BUS+3.3V_BUS +3.3V_BUS+12V_BUS
x16 PCIe
TESTEN_GND JTAG_TRST#
B1 B2 B3 B4 B5 B6 B7 B8
B9 B10 B11
B12 B13 B14 B15 B16 B17 B18 B19 B20 B21 B22 B23 B24 B25 B26 B27 B28 B29 B30 B31 B32 B33 B34 B35 B36 B37 B38 B39 B40 B41 B42 B43 B44 B45 B46 B47 B48 B49 B50 B51 B52 B53 B54 B55 B56 B57 B58 B59 B60 B61 B62 B63 B64 B65 B66 B67 B68 B69 B70 B71 B72 B73 B74 B75 B76 B77 B78 B79 B80 B81 B82
+12V#B1 +12V#B2 +12V#B3 GND#B4 SMCLK SMDAT GND#B7 +3.3V#B8 JTAG1
3.3Vaux WAKE#
RSVD#B12 GND#B13 PETp0 PETn0 GND#B16 PRSNT2#B17 GND#B18 PETp1 PETn1 GND#B21 GND#B22 PETp2 PETn2 GND#B25 GND#B26 PETp3 PETn3 GND#B29 RSVD#B30 PRSNT2#B31 GND#B32 PETp4 PETn4 GND#B35 GND#B36 PETp5 PETn5 GND#B39 GND#B40 PETp6 PETn6 GND#B43 GND#B44 PETp7 PETn7 GND#B47 PRSNT2#B48 GND#B49 PETp8 PETn8 GND#B52 GND#B53 PETp9 PETn9 GND#B56 GND#B57 PETp10 PETn10 GND#B60 GND#B61 PETp11 PETn11 GND#B64 GND#B65 PETp12 PETn12 GND#B68 GND#B69 PETp13 PETn13 GND#B72 GND#B73 PETp14 PETn14 GND#B76 GND#B77 PETp15 PETn15 GND#B80 PRSNT2#B81 RSVD#B82
Mechanical Key
Mechanical Key
x16 PCIe
PRSNT1#A1
+12V#A2 +12V#A3 GND#A4
JTAG2 JTAG3 JTAG4 JTAG5
+3.3V#A9
+3.3V#A10
PERST#
GND#A12 REFCLK+ REFCLK­GND#A15
PERp0 PERn0
GND#A18
RSVD#A19
GND#A20
PERp1
PERn1 GND#A23 GND#A24
PERp2
PERn2 GND#A27 GND#A28
PERp3
PERn3 GND#A31
RSVD#A32 RSVD#A33
GND#A34
PERp4
PERn4 GND#A37 GND#A38
PERp5
PERn5 GND#A41 GND#A42
PERp6
PERn6 GND#A45 GND#A46
PERp7
PERn7 GND#A49
RSVD#A50
GND#A51
PERp8
PERn8 GND#A54 GND#A55
PERp9
PERn9 GND#A58 GND#A59
PERp10
PERn10 GND#A62 GND#A63
PERp11
PERn11 GND#A66 GND#A67
PERp12
PERn12 GND#A70 GND#A71
PERp13
PERn13 GND#A74 GND#A75
PERp14
PERn14 GND#A78 GND#A79
PERp15
PERn15 GND#A82
MPCIE1
MPCIE1
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11
A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 A22 A23 A24 A25 A26 A27 A28 A29 A30 A31 A32 A33 A34 A35 A36 A37 A38 A39 A40 A41 A42 A43 A44 A45 A46 A47 A48 A49 A50 A51 A52 A53 A54 A55 A56 A57 A58 A59 A60 A61 A62 A63 A64 A65 A66 A67 A68 A69 A70 A71 A72 A73 A74 A75 A76 A77 A78 A79 A80 A81 A82
PERp0 PERn0
PERp1 PERn1
PERp2 PERn2
PERp3 PERn3
PERp4 PERn4
PERp5 PERn5
PERp6 PERn6
PERp7 PERn7
PERp8 PERn8
PERp9 PERn9
PERp10 PERn10
PERp11 PERn11
PERp12 PERn12
PERp13 PERn13
PERp14 PERn14
PERp15 PERn15
PRESENCE
JTAG_TCK JTAG_TDI JTAG_TDO JTAG_TMS
R2 0RR2 0R
C7 100nFC7100nF
C9 100nFC9100nF
C11
C11 100nF
100nF
C13
C13 100nF
100nF
C15
C15 100nF
100nF
C17
C17 100nF
100nF
C19
C19 100nF
100nF
C21
C21 100nF
100nF
C23
C23 100nF
100nF
C25
C25 100nF
100nF
C27
C27 100nF
100nF
C29
C29 100nF
100nF
C31
C31 100nF
100nF
C33
C33 100nF
100nF
C35
C35 100nF
100nF
C37
C37 100nF
100nF
DNI
PERST#
C8 100nFC8100nF
C10
C10 100nF
100nF
C12
C12 100nF
100nF
C14
C14 100nF
100nF
C16
C16 100nF
100nF
C18
C18 100nF
100nF
C20
C20 100nF
100nF
C22
C22 100nF
100nF
C24
C24 100nF
100nF
C26
C26 100nF
100nF
C28
C28 100nF
100nF
C30
C30 100nF
100nF
C32
C32 100nF
100nF
C34
C34 100nF
100nF
C36
C36 100nF
100nF
C38
C38 100nF
100nF
8 1 7 2 6 3 5 4
R1 0RR1 0R
RP1A0R RP1A0R RP1B0R RP1B0R RP1C0R RP1C0R RP1D0R RP1D0R
PCIE_REFCLKP PCIE_REFCLKNPETp0_GFXRp0
GFXTp0_PERp0 GFXTn0_PERn0
GFXTp1_PERp1 GFXTn1_PERn1
GFXTp2_PERp2 GFXTn2_PERn2
GFXTp3_PERp3 GFXTn3_PERn3
GFXTp4_PERp4 GFXTn4_PERn4
GFXTp5_PERp5 GFXTn5_PERn5
GFXTp6_PERp6 GFXTn6_PERn6
GFXTp7_PERp7 GFXTn7_PERn7
GFXTp8_PERp8 GFXTn8_PERn8
GFXTp9_PERp9 GFXTn9_PERn9
GFXTp10_PERp10 GFXTn10_PERn10
GFXTp11_PERp11 GFXTn11_PERn11
GFXTp12_PERp12 GFXTn12_PERn12
GFXTp13_PERp13 GFXTn13_PERn13
GFXTp14_PERp14 GFXTn14_PERn14
GFXTp15_PERp15 GFXTn15_PERn15
TP3TP3
TP1TP1
TP2TP2
TP4TP4
A_VSYNC_DAC1
CRT1DDCDATA CRT3DDCCLKTESTEN CRT1DDCCLK
+3.3V
53
1 2
R_RST
R3 0RR3 0R
C39
C39 100nF
100nF
4
U5
U5 NC7SZ08P5X_NL
NC7SZ08P5X_NL
PERST#_buf
Place R_RST in U_RST
+12V_BUS+3.3V_BUS +12V_BUS
SMPS_EN1
C43
C43 100nF
100nF
SMPS_EN1
6
R45
R45
4.7K
4.7K
402
Node 1
R41
R41 475R
475R
402 1%
A A
R42
R42 200R
200R
402 1%
R43
R43
1.62K
1.62K
402 1%
VMON2
Node 3
VMON1
Node 2
R44
R44 200R
200R
402 1%
8
5%
Q41
Q41
1
MMBT3904
MMBT3904
2 3
Q42
Q42
1
MMBT3904
MMBT3904
2 3
R460RR46 0R
402
DNI
Q43
Q43
1
MMBT3904
MMBT3904
2 3
5mA
7
Power Sequence Circuit to ensure SMPS_EN is released after +12V_BUS and +3.3V_BUS are both in regulation. Pull-up may or may not be required on SMPS_EN signal depending on SMPS design.
Node 1
When +12V ramps above min Vbe, SMPS_EN will be helt low
Node 2
When +3.3V gets close to regulation, one of the two conditions of releasing SMPS_EN is active
Target ~ 900mV when +3.3 at min regulation (worse case) Typical trigger when +3.3V ramps above 2.2V (650mV)
Node 3
When +12V gets close to regulation, one of the two conditions of releasing SMPS_EN is active
Target ~ 1.25V when +12 at min regulation (worse case) Typical trigger when +12V ramps above 10V (1.1V)
5
4
3
SYMBOL LEGEND
DO NOT
DNI
INSTALL ACTIVE
#
LOW DIGITAL
GROUND ANALOG
GROUND
ATI Technologies Inc.
ATI Technologies Inc.
ATI Technologies Inc.
1 Commerce Valley Drive East
1 Commerce Valley Drive East
1 Commerce Valley Drive East Markham, Ontario
Markham, Ontario
Markham, Ontario Canada, L3T 7X6
Canada, L3T 7X6
Canada, L3T 7X6 (905) 882-2600
(905) 882-2600
(905) 882-2600
Title
Title
Title
RV550 LP HDMI VGA 256/512MB DDR2
RV550 LP HDMI VGA 256/512MB DDR2
RV550 LP HDMI VGA 256/512MB DDR2
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
C
C
C
Date: Sheet
Date: Sheet
Date: Sheet
2
105-B173xx-00A
105-B173xx-00A
105-B173xx-00A
119Sunday, November 26, 2006
119Sunday, November 26, 2006
119Sunday, November 26, 2006
of
of
of
1
0
0
0
www.vinafix.vn
5
D D
4
3
2
1
NOTE: some of the PCIE testpoints will be available trought via on traces.
PETp0_GFXRp0 PETn0_GFXRn0
PETp1_GFXRp1 PETn1_GFXRn1
PETp2_GFXRp2 PETn2_GFXRn2
PETp3_GFXRp3 PETn3_GFXRn3
PETp4_GFXRp4 PETn4_GFXRn4
PETp5_GFXRp5 PETn5_GFXRn5
PETp6_GFXRp6
C C
B B
PETn6_GFXRn6
PETp7_GFXRp7 PETn7_GFXRn7
PETp8_GFXRp8
PETp9_GFXRp9 PETn9_GFXRn9
PETp10_GFXRp10 PETn10_GFXRn10
PETp11_GFXRp11 PETn11_GFXRn11
PETp12_GFXRp12 PETn12_GFXRn12
PETp13_GFXRp13 PETn13_GFXRn13
PETp14_GFXRp14 PETn14_GFXRn14
PETp15_GFXRp15 PETn15_GFXRn15
PCIE_REFCLKP PCIE_REFCLKN
DNI DNI
R13
R13 51R
51R
402 402
R14
R14 51R
51R
PERST#_buf
For Tektronix LA only
Place close to ASIC
TP7TP7
TP8TP8
TP9TP9
TP11TP11
TP10TP10
TP12TP12
TP13TP13
TP14TP14
TP15TP15
TP16TP16
TP17TP17
TP19TP19 TP18TP18
TP20TP20
TP21TP21
TP23TP23
TP22TP22
TP24TP24
TP25TP25
TP26TP26
TP27TP27
TP28TP28
+3.3V
R11
R11
DNI
4.7K
4.7K
402
U1A
U1A
AK33
AJ33
AJ35 AJ34
AH35
AH34
AG35 AG34
AF33 AE33
AE35 AE34
AD35 AD34
AC35 AC34
AB33 AA33
AA35 AA34
Y35 Y34
W35 W34
V33 U33
U35 U34
T35 T34
R35 R34
AJ31 AJ30
AM32
AD7
RV550 PRO A11 RH
RV550 PRO A11 RH
PCIE_RX0P PCIE_RX0N
PCIE_RX1P PCIE_RX1N
PCIE_RX2P PCIE_RX2N
PCIE_RX3P PCIE_RX3N
PCIE_RX4P PCIE_RX4N
PCIE_RX5P PCIE_RX5N
PCIE_RX6P PCIE_RX6N
PCIE_RX7P PCIE_RX7N
PCIE_RX8P PCIE_RX8N
PCIE_RX9P PCIE_RX9N
PCIE_RX10P PCIE_RX10N
PCIE_RX11P PCIE_RX11N
PCIE_RX12P PCIE_RX12N
PCIE_RX13P PCIE_RX13N
PCIE_RX14P PCIE_RX14N
PCIE_RX15P PCIE_RX15N
Clock
Clock
PCIE_REFCLKP PCIE_REFCLKN
PERSTB
GPIO_23_CLKREQB
PART 1 OF 7
PART 1 OF 7
P
P C
C I
I
-
­E
E X
X P
P R
R E
E S
S S
S
I
I N
N T
T E
E R
R F
F A
A C
C E
E
PCIE_TX0P PCIE_TX0N
PCIE_TX1P PCIE_TX1N
PCIE_TX2P PCIE_TX2N
PCIE_TX3P PCIE_TX3N
PCIE_TX4P PCIE_TX4N
PCIE_TX5P PCIE_TX5N
PCIE_TX6P PCIE_TX6N
PCIE_TX7P PCIE_TX7N
PCIE_TX8P PCIE_TX8N
PCIE_TX9P PCIE_TX9N
PCIE_TX10P PCIE_TX10N
PCIE_TX11P PCIE_TX11N
PCIE_TX12P PCIE_TX12N
PCIE_TX13P PCIE_TX13N
PCIE_TX14P PCIE_TX14N
PCIE_TX15P PCIE_TX15N
Calibration
Calibration
PCIE_CALRN PCIE_CALRP
PCIE_CALI
AG31 AG30
AF31 AF30
AF28 AF27
AD31 AD30
AD28 AD27
AB31 AB30
AB28 AB27
AA31 AA30
AA28 AA27
W31 W30
W28 W27
V31 V30
V28 V27
U31 U30
U28 U27
R31 R30
AG26 AJ27
AK29
GFXTp0_PERp0 GFXTn0_PERn0
GFXTp1_PERp1 GFXTn1_PERn1
GFXTp2_PERp2 GFXTn2_PERn2
GFXTp3_PERp3 GFXTn3_PERn3
GFXTp4_PERp4 GFXTn4_PERn4
GFXTp5_PERp5 GFXTn5_PERn5
GFXTp6_PERp6 GFXTn6_PERn6
GFXTp7_PERp7 GFXTn7_PERn7
GFXTp8_PERp8 GFXTn8_PERn8PETn8_GFXRn8
GFXTp9_PERp9 GFXTn9_PERn9
GFXTp10_PERp10 GFXTn10_PERn10
GFXTp11_PERp11 GFXTn11_PERn11
GFXTp12_PERp12 GFXTn12_PERn12
GFXTp13_PERp13 GFXTn13_PERn13
GFXTp14_PERp14 GFXTn14_PERn14
GFXTp15_PERp15 GFXTn15_PERn15
+PCIE
402
R82.0K R82.0K
402
R9562R R9562R
402
R101.47K R101.47K
A A
ATI Technologies Inc.
ATI Technologies Inc.
ATI Technologies Inc.
1 Commerce Valley Drive East
1 Commerce Valley Drive East
1 Commerce Valley Drive East Markham, Ontario
Markham, Ontario
Markham, Ontario Canada, L3T 7X6
Canada, L3T 7X6
Canada, L3T 7X6 (905) 882-2600
(905) 882-2600
(905) 882-2600
Title
Title
Title
RV550 LP HDMI VGA 256/512MB DDR2
RV550 LP HDMI VGA 256/512MB DDR2
RV550 LP HDMI VGA 256/512MB DDR2
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
C
C
C
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
105-B173xx-00A
105-B173xx-00A
105-B173xx-00A
1
0
0
219Sunday, November 26, 2006
219Sunday, November 26, 2006
219Sunday, November 26, 2006
0
of
of
of
www.vinafix.vn
5
4
3
2
1
RV550: LVTM (TMDS2) is dual link, the other TMDS (TMDS1) interface is single-link only.
U1B
D D
C C
B B
+3.3V
C81
C81 1uF_6.3V
A A
1uF_6.3V
TMDS 2 (LVTM) : Dual Link
TjXCM TjXCP
TjX0M TjX0P
TjX1M TjX1P
TjX2M TjX2P
TjX3M TjX3P
TjX4M TjX4P
TjX5M TjX5P
1 2
I2C DEVICE ADDRESS' ON DDC3
ADDRESS
DEVICE
x100 1100
LM63
C82
C82
Y82
Y82 27_MHZ
27_MHZ
22pF
22pF
2 1
Change to 10ppm/10ppm p/n 5028270000G
C83
C83 22pF
22pF
XTAL
Y81
XTAL_EN
4 2
Y81 VCC
GND
27.000MHz
27.000MHz
XTALIN_S
3
OUT
1
E/D
5
TjXCM TjXCP
TjX0M TjX0P
TjX1M TjX1P
TjX2M TjX2P
TjX3M TjX3P
TjX4M TjX4P
TjX5M TjX5P
2.5V
+T2PVDD
1 2
2.5V
+T2XVDDR
C225
C225
1uF_6.3V
1uF_6.3V
10uF
10uF
NS19NS_VIA NS19NS_VIA
402
GND_T2XVSSR
CAP CER 10UF 10% 6.3V X5R (0805)1.4MM MAX THICK
CRT3DDCDATA
CRT3DDCCLK
SDA_HDMI
SCL_HDMI
TESTEN
XTALIN_S
XTALOUT_S
R81 82RR81 82R
NS15NS_VIA NS15NS_VIA
C224
C224
+3.3V
R33
R33
4.7K
4.7K
HPD_ExtTMDS
+3.3V
+3.3V
R82
R82
51.1R
51.1R
1uF_6.3V
1uF_6.3V
Place close to ASIC
R101 182RR101 182R
R102 182RR102 182R
R103 182RR103 182R
R104 182RR104 182R
R105 182RR105 182R
R106 182RR106 182R
R107 182RR107 182R
C227
C227
1uF_6.3V
1uF_6.3V
GND_T2PVSS
C222
C222
C223
C223
1uF_6.3V
1uF_6.3V
CRT1DDCDATA
R34
R34
DVIDDCDATA
4.7K
4.7K
402402
R56070RR5607
R56080RR5608
0R
GPU_DPLUS
MR24 10KMR24 10K R24 10KR24 10K
Overlap Footprints
R25 499RR25 499R R26 499RR26 499R
R841MR84 1M
R83 0RR83 0R
MR83 0RMR83 0R
C226
C226
1uF_6.3V
1uF_6.3V
C221
C221
1uF_6.3V
1uF_6.3V
CRT1DDCCLK
DVIDDCCLK
0R
DNI
R5610 33RR5610 33R R5609 33RR5609 33R
DNI
TP30TP30
TESTEN
VREFG
XTALIN XTALOUT
U1B
AP22
T2XCM
AR22
T2XCP
AN22
T2X0M
AN23
T2X0P
AR23
T2X1M
AP23
T2X1P
AR24
T2X2M
AP24
T2X2P
AR25
T2X3M
AP25
T2X3P
AN26
T2X4M
AN27
T2X4P
AR27
T2X5M
AP27
T2X5P
AL22
T2PVDD
AK22
T2PVSS
NC
AK27
T2XVDDC_1
NC
AL27
T2XVDDC_2
AJ26
T2XVDDR_1
AH26
T2XVDDR_2
AJ22
T2XVSSR_1
AN21
T2XVSSR_2
AN24
T2XVSSR_3
AN25
T2XVSSR_4
AN28
T2XVSSR_5
AP21
T2XVSSR_6
AP26
T2XVSSR_7
AR21
T2XVSSR_8
AR26
T2XVSSR_9
AJ24
T2XVSSR_10
AM22
T2XVSSR_11
AM24
T2XVSSR_12
AM26
T2XVSSR_13
AM27
T2XVSSR_14
AM29
DDC1DATA
AL29
DDC1CLK
AJ15
DDC2DATA
AH15
DDC2CLK
AJ5
DDC3DATA
AJ4
DDC3CLK
AH14
DDC4DATA
AG14
DDC4CLK
AG6
HPD1
AK6
SDA
AM6
SCL
AK4
DMINUS
AM4
DPLUS
AG21
NC
TS_FDO
AH19
PLLTEST
AM30
TESTEN
AD12
VREFG
AR33
XTALIN
AP33
XTALOUT
RV550 PRO A11 RH
RV550 PRO A11 RH
4
Integrated
Integrated TMDS2
TMDS2
Monitor
Monitor Interface
Interface
MMI2C
MMI2C
Thermal
Thermal Diode
Diode
Test
Test
PART 2 OF 7
PART 2 OF 7
V
V I
I D
D E
E O
O
&
&
M
M U
U L
L T
T I
I M
M E
E D
D I
I A
A
Integrated
Integrated
TXCM
TMDS
TMDS
TXCP
TXVDDR_2 TXVDDR_3 TXVDDR_4 TXVDDR_5
TXVSSR_1 TXVSSR_2 TXVSSR_3 TXVSSR_4 TXVSSR_5 TXVSSR_6 TXVSSR_7 TXVSSR_8 TXVSSR_9
TXVSSR_10
DAC / CRT
DAC / CRT
DAC2 (TV/CRT2)
DAC2 (TV/CRT2)
A2VSSN A2VSSN A2VSSN
TXCAM TXCAP
TPVDD
HSYNC VSYNC
AVSSQ
AVSSN AVSSN AVSSN
VDD1DI
VSS1DI
H2SYNC V2SYNC
A2VDD
A2VSSQ
VDD2DI
VSS2DI
A2VDDQ
TX0M
TX0P
TX1M
TX1P
TX2M
TX2P
TX3M
TX3P
TX4M
TX4P
TX5M
TX5P
TPVSS
RSET AVDD
COMP
R2SET
AN9 AN10
AR10 AP10
AR11 AP11
AR12 AP12
AR15 AP15
AR16 AP16
AR17 AP17
AM14 AL14
AN19 AN20 AP19 AR19
AN11 AN12 AN13 AN14 AN15 AN16 AN17 AN18 AR18 AP18
AR31
R
AR30
G
AR29
B
AN29 AN30
RSET
AN31 AR32
GND_AVSSQ
AP32 AP31
RB
AP29
BB
AP30
GB
AR28 AP28
AM19
R2
AM18
G2
AM17
B2
AM15 AL15
AK18
Y
AK19
C
AK17
R2SET GND_A2VSSQ
AJ21
+A2VDD
AM21 AL18
G2B
AL19
R2B
AL17
B2B
AK21
+VDD2DI
AH22
AG22 AL21
NC
+AVDD
+VDD1DI
R32 715RR32 715R
2.5V
C56
C56 10nF
10nF
C59
C59 10nF
10nF
C246
C246 1uF_6.3V
1uF_6.3V
C249
C249 1uF_6.3V
1uF_6.3V
A_R_DAC1 A_G_DAC1 A_B_DAC1
A_HSYNC_DAC1 A_VSYNC_DAC1
R31 499RR31 499R
2.5V
2.5V
A_HSYNC_DAC2 A_VSYNC_DAC2GPU_DMINUS
DAC2_Y DAC2_C DAC2_COMP
C57
C57 100nF
100nF
2.5V
C60
C60 1uF_6.3V
1uF_6.3V
3
TMDS_TXCN TMDS_TXCP
TMDS_TX0N TMDS_TX0P
TMDS_TX1N TMDS_TX1P
TMDS_TX2N TMDS_TX2P
TMDS 1: Single Link.
2.5V
+TPVDD
C247
C247 1uF_6.3V
1uF_6.3V
C62
C62 10nF
10nF
10V X7R 402 10%
C53
C53 10nF
10nF
C250
C250 1uF_6.3V
1uF_6.3V
GND_AVSSQ
C58
C58 1uF_6.3V
1uF_6.3V
NS14 NS_VIANS14 NS_VIA
12
GND_TPVSS
2.5V
+TXVDDR
CAP CER 10UF 10% 6.3V X5R (0805)1.4MM MAX THICK
C251
C251 10uF
10uF
NS13 NS_VIANS13 NS_VIA
12
GND_TXVSSR
NS5 NS_VIANS5 NS_VIA
GND_AVSSQ
C63
C63
C64
C64 1uF_6.3V
1uF_6.3V
6.3V X5R 402 10%
C55
C55 1uF_6.3V
1uF_6.3V
NS6 NS_VIANS6 NS_VIA
GND_AVSSN
NS7 NS_VIANS7 NS_VIA
GND_VSS1DI
NS8 NS_VIANS8 NS_VIA
GND_A2VSSN NS9 NS_VIANS9 NS_VIA
GND_A2VSSQ
NS10 NS_VIANS10 NS_VIA
GND_VSS2DI
12
12
12
100nF
100nF
10V X5R 402 10%
C54
C54 100nF
100nF
Place R_RTCLK close to XTAL so the main clock line has shortest stub
12
12
12
ATI Technologies Inc.
ATI Technologies Inc.
ATI Technologies Inc.
1 Commerce Valley Drive East
1 Commerce Valley Drive East
1 Commerce Valley Drive East Markham, Ontario
Markham, Ontario
Markham, Ontario Canada, L3T 7X6
Canada, L3T 7X6
Canada, L3T 7X6 (905) 882-2600
(905) 882-2600
(905) 882-2600
Title
Title
Title
RV550 LP HDMI VGA 256/512MB DDR2
RV550 LP HDMI VGA 256/512MB DDR2
RV550 LP HDMI VGA 256/512MB DDR2
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Custom
Custom
Custom
Date: Sheet
Date: Sheet
2
Date: Sheet
105-B173xx-00A
105-B173xx-00A
105-B173xx-00A
1
0
0
319Sunday, November 26, 2006
319Sunday, November 26, 2006
319Sunday, November 26, 2006
0
of
of
of
www.vinafix.vn
5
+MVDD
C307
C304
C304
C305
C302
C302
C301
C301 1uF_6.3V
1uF_6.3V
C311
C311 1uF_6.3V
D D
C C
B B
A A
1uF_6.3V
C321
C321 1uF_6.3V
1uF_6.3V
C341
C341 10uF
10uF
CAP CER 10UF 10% 6.3V X5R (0805)1.4MM MAX THICK
+MVDD
NS16 NS_VIANS16 NS_VIA
12
GND_VSSRH1
1uF_6.3V
1uF_6.3V
C312
C312 1uF_6.3V
1uF_6.3V
C322
C322 1uF_6.3V
1uF_6.3V
C342
C342 10uF
10uF
B52 120R_300mAB52 120R_300mA
C231
C231 1uF_6.3V
1uF_6.3V
C303
C303 1uF_6.3V
1uF_6.3V
C313
C313 1uF_6.3V
1uF_6.3V
C326
C326 1uF_6.3V
1uF_6.3V
C343
C343 10uF
10uF
Possible alternate 5150005600G
+MVDD
NS17 NS_VIANS17 NS_VIA
GND_VSSRH2
NS12 NS_VIANS12 NS_VIA
1 2
GND_PVSS
1uF_6.3V
1uF_6.3V
C314
C314 1uF_6.3V
1uF_6.3V
C327
C327 1uF_6.3V
1uF_6.3V
C344
C344 10uF
10uF
B53 120R_300mAB53 120R_300mA
12
C305 1uF_6.3V
1uF_6.3V
C315
C315 1uF_6.3V
1uF_6.3V
C328
C328 1uF_6.3V
1uF_6.3V
C345
C345 10uF
10uF
C232
C232 1uF_6.3V
1uF_6.3V
+MVDD
+3.3V
+3.3V
C241
C241 1uF_6.3V
1uF_6.3V
C236
C236 1uF_6.3V
1uF_6.3V
C306
C306 1uF_6.3V
1uF_6.3V
C316
C316 1uF_6.3V
1uF_6.3V
C329
C329 1uF_6.3V
1uF_6.3V
NS20 NS_VIANS20 NS_VIA
12
GND_VSSRH3
C242
C242 1uF_6.3V
1uF_6.3V
C237
C237 1uF_6.3V
1uF_6.3V
+PVDD
C307 1uF_6.3V
1uF_6.3V
C317
C317 1uF_6.3V
1uF_6.3V
C330
C330 1uF_6.3V
1uF_6.3V
B54 120R_300mAB54 120R_300mA
C69
C69 10nF
10nF
C233
C233 1uF_6.3V
1uF_6.3V
C243
C243 1uF_6.3V
1uF_6.3V
C238
C238 1uF_6.3V
1uF_6.3V
2.5V
C70
C70 100nF
100nF
C308
C308 1uF_6.3V
1uF_6.3V
C318
C318 1uF_6.3V
1uF_6.3V
C346
C346 1uF_6.3V
1uF_6.3V
+MVDD
4
C309
C309 1uF_6.3V
1uF_6.3V
C319
C319 1uF_6.3V
1uF_6.3V
B55 120R_300mAB55 120R_300mA
NS21 NS_VIANS21 NS_VIA
12
GND_VSSRH4
C244
C244 1uF_6.3V
1uF_6.3V
CAP CER 10UF 10%
6.3V X5R (0805)1.4MM MAX THICK
C239
C239 1uF_6.3V
1uF_6.3V
C71
C71 1uF_6.3V
1uF_6.3V
C310
C310 1uF_6.3V
1uF_6.3V
C320
C320 1uF_6.3V
1uF_6.3V
C234
C234 1uF_6.3V
1uF_6.3V
GND_VSSRH1 GND_VSSRH2
GND_VSSRH3 GND_VSSRH4
C245
C245 10uF
10uF
+PVDD
GND_PVSS
NC NC NC
U1E
U1E
A8 H35 L22
M1 M10 M35 P10
T1
Y1 A12 A16 A20 A24 A28
B1 B35
D1
D35
H1 K10 K12 K24 K26 L14 L15 L17 L18 L19 L21
A25 A32
B2 L1
B25 B32
C2
L2
AE14 AE15 AE17 AF12
AP2
AR2
AN1
AP1
AR20
AP20
A35
AR1
AR35
RV550 PRO A11 RH
RV550 PRO A11 RH
VDDR1_1 VDDR1_2 VDDR1_3 VDDR1_4 VDDR1_5 VDDR1_6 VDDR1_7 VDDR1_8 VDDR1_9 VDDR1_10 VDDR1_11 VDDR1_12 VDDR1_13 VDDR1_14 VDDR1_15 VDDR1_16 VDDR1_17 VDDR1_18 VDDR1_19 VDDR1_20 VDDR1_21 VDDR1_22 VDDR1_23 VDDR1_24 VDDR1_25 VDDR1_26 VDDR1_27 VDDR1_28 VDDR1_29
VDDRHA_1 VDDRHA_2
VDDRHB_1 VDDRHB_2
VSSRHA_1 VSSRHA_2
VSSRHB_1 VSSRHB_2
VDDR3_1 VDDR3_2 VDDR3_3 VDDR3_4
VDDR4_1 VDDR4_2
VDDR5_1 VDDR5_2
DPLL_PVDD
DPLL_PVSS
MECH_1 MECH_2 MECH_3
PVDD
PVSS
PART 5 OF 7
PART 5 OF 7
Memory I/O
Memory I/O
Selected PLL's
Selected PLL's
3
PCIE_PVDD
PCIE_PVSS
PCIE_VDDC_1 PCIE_VDDC_2 PCIE_VDDC_3 PCIE_VDDC_4 PCIE_VDDC_5 PCIE_VDDC_6 PCIE_VDDC_7 PCIE_VDDC_8
PCIE_VDDC_9 PCIE_VDDC_10 PCIE_VDDC_11 PCIE_VDDC_12
PCIE_VDDR_1
PCIE_VDDR_2
PCIE_VDDR_3
PCIE_VDDR_4
PCIE_VDDR_5
PCIE_VDDR_6
PCIE_VDDR_7
PCIE_VDDR_8
VDDC_1 VDDC_2 VDDC_3 VDDC_4 VDDC_5 VDDC_6 VDDC_7 VDDC_8
VDDC_9 VDDC_10 VDDC_11 VDDC_12 VDDC_13 VDDC_14 VDDC_15 VDDC_16 VDDC_17 VDDC_18 VDDC_19 VDDC_20 VDDC_21 VDDC_22 VDDC_23 VDDC_24 VDDC_25 VDDC_26 VDDC_27 VDDC_28 VDDC_29 VDDC_30 VDDC_31 VDDC_32 VDDC_33 VDDC_34 VDDC_35 VDDC_36 VDDC_37 VDDC_38 VDDC_39 VDDC_40 VDDC_41 VDDC_42 VDDC_43 VDDC_44
BBP_1 BBP_2
VDDCI_1 VDDCI_2 VDDCI_3 VDDCI_4
VDD_CT_1 VDD_CT_2 VDD_CT_3 VDD_CT_4 VDD_CT_5 VDD_CT_6 VDD_CT_7 VDD_CT_8
MPVDD
MPVSS
DPLL_VDDC
AM35
AM34
R26 W25 W26 AA25 AA26 AB25 AB26 AD26 AF26 U26 V25 V26
AL33 AM33 AN33 AN34 AN35 AP34 AP35 AR34
N13 R18 W11 AB19 AC23 AE18 AE19 AE21 AE22 N15 N18 N21 N23 P14 P17 P19 P22 R13 R15 R21 R23 U14 U17 U19 U22 V15 V18 V21 V23 W14 W17 W19 W22 AA15 AA18 AA21 AA23 AB14 AB17 AB22 AC13 AC15 AC18 AC21
U13 V13
M12 M24 P11 P25
R11 R25 U11 U25 AA11 AB11 AD10 AF10
A14
B15
AG19
nc nc nc
nc
nc nc
nc nc
+MPVDD
GND_MPVSS
+VDDPLL
+VDDC
C214
C214 1uF_6.3V
1uF_6.3V
C202
C202
C201
C201
1uF_6.3V
1uF_6.3V
1uF_6.3V
1uF_6.3V
C191
C191
C192
C192
1uF_6.3V
1uF_6.3V
1uF_6.3V
1uF_6.3V
C161
C161
C162
C162
1uF_6.3V
1uF_6.3V
1uF_6.3V
1uF_6.3V
C172
C172
C171
C171 1uF_6.3V
1uF_6.3V
1uF_6.3V
1uF_6.3V
C211
C211 1uF_6.3V
1uF_6.3V
C206
C206 1uF_6.3V
1uF_6.3V
C67
C67
1uF_6.3V
1uF_6.3V
B56
B56 120R_300mA
C215
C215 1uF_6.3V
1uF_6.3V
120R_300mA
Possible alternate 5150005600G
PCIE_PVDD_12
PCIE_VDDR_12 PCIE_VDDR_12 PCIE_VDDR_12 PCIE_VDDR_12
PCIE_VDDR_12 PCIE_VDDR_12 PCIE_VDDR_12
PCIE_VDDR_12 PCIE_VDDR_12
PCIE_VDDR_12 PCIE_VDDR_12 PCIE_VDDR_12
PCI-Express
P
PCI-Express
P O
O W
W
Core
Core
E
E R
R
VDD25
VDDPLL
100nF
100nF
C203
C203 1uF_6.3V
1uF_6.3V
C193
C193 1uF_6.3V
1uF_6.3V
C163
C163 1uF_6.3V
1uF_6.3V
C173
C173 1uF_6.3V
1uF_6.3V
C66
C66
C212
C212 1uF_6.3V
1uF_6.3V
C207
C207 1uF_6.3V
1uF_6.3V
2
+PCIE
C204
C204 1uF_6.3V
1uF_6.3V
GND_PCIE_PVSS
C194
C194 1uF_6.3V
1uF_6.3V
C164
C164 1uF_6.3V
1uF_6.3V
C174
C174 1uF_6.3V
1uF_6.3V
+VDDCI
C208
C208 1uF_6.3V
1uF_6.3V
C65
C65
10nF
10nF
+PCIE
1.2V
C213
C213 10uF
10uF
22uF_16V
22uF_16V
1.2V
NS18 NS_VIANS18 NS_VIA
C195
C195 1uF_6.3V
1uF_6.3V
C165
C165 1uF_6.3V
1uF_6.3V
C175
C175 1uF_6.3V
1uF_6.3V
C209
C209 1uF_6.3V
1uF_6.3V
+MPVDD
C68
C68
12
C196
C196 1uF_6.3V
1uF_6.3V
C166
C166 1uF_6.3V
1uF_6.3V
C177
C177 1uF_6.3V
1uF_6.3V
C197
C197 1uF_6.3V
1uF_6.3V
C167
C167 1uF_6.3V
1uF_6.3V
C178
C178 1uF_6.3V
1uF_6.3V
+VDDC_CT
C210
C210 10uF
10uF
NS11NS_VIA NS11NS_VIA
GND_MPVSS
1
1.2V
+PCIE
C200
C200
C199
C198
C198 1uF_6.3V
1uF_6.3V
C168
C168 1uF_6.3V
1uF_6.3V
C179
C179 1uF_6.3V
1uF_6.3V
2.5V
12
C199
10uF
10uF
10uF
10uF
CAP CER 10UF 10% 6.3V X5R (0805)1.4MM MAX THICK
C170
C170
C169
C169
1uF_6.3V
1uF_6.3V
1uF_6.3V
1uF_6.3V
C180
C180 1uF_6.3V
1uF_6.3V
B60
B60
0402
BLM15BD121SN1
BLM15BD121SN1
MB60
MB60
0805
26R_600mA
26R_600mA
OVERLAP FOOTPRINTS
C181
C181
C182
C182
C183
C183
10uF
10uF
10uF
10uF
CAP CER 10UF 10% 6.3V X5R (0805)1.4MM MAX THICK
+VDDC
10uF
10uF
C184
C184 10uF
10uF
+VDDC
C185
C185 10uF
10uF
ATI Technologies Inc.
ATI Technologies Inc.
ATI Technologies Inc.
1 Commerce Valley Drive East
1 Commerce Valley Drive East
1 Commerce Valley Drive East Markham, Ontario
Markham, Ontario
Markham, Ontario Canada, L3T 7X6
Canada, L3T 7X6
Canada, L3T 7X6 (905) 882-2600
(905) 882-2600
(905) 882-2600
Title
Title
Title
RV550 LP HDMI VGA 256/512MB DDR2
RV550 LP HDMI VGA 256/512MB DDR2
RV550 LP HDMI VGA 256/512MB DDR2
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
C
C
C
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
105-B173xx-00A
105-B173xx-00A
105-B173xx-00A
1
0
0
419Sunday, November 26, 2006
419Sunday, November 26, 2006
419Sunday, November 26, 2006
0
of
of
of
www.vinafix.vn
5
4
3
2
1
D D
U1C
M_MDA[63..0]
M_MDA0 M_MDA1 M_MDA2 M_MDA3 M_MDA4 M_MDA5 M_MDA6 M_MDA7 M_MDA8
M_MDA9 M_MDA10 M_MDA11 M_MDA12 M_MDA13 M_MDA14 M_MDA15 M_MDA16 M_MDA17 M_MDA18 M_MDA19 M_MDA20 M_MDA21 M_MDA22 M_MDA23 M_MDA24 M_MDA25 M_MDA26 M_MDA27 M_MDA28 M_MDA29
MVREF_0
C351
C351 100nF
100nF
M_MDA30 M_MDA31 M_MDA32 M_MDA33 M_MDA34 M_MDA35 M_MDA36 M_MDA37 M_MDA38 M_MDA39 M_MDA40 M_MDA41 M_MDA42 M_MDA43 M_MDA44 M_MDA45 M_MDA46 M_MDA47 M_MDA48 M_MDA49 M_MDA50 M_MDA51 M_MDA52 M_MDA53 M_MDA54 M_MDA55 M_MDA56 M_MDA57 M_MDA58 M_MDA59 M_MDA60 M_MDA61 M_MDA62 M_MDA63
C352
C352 10nF
10nF
C C
+MVDD
R161
R161 100R
100R
B B
1%
R162
R162 100R
100R 1%
U1C
P27
DQA_0
P28
DQA_1
P31
DQA_2
P32
DQA_3
M27
DQA_4
K29
DQA_5
K31
DQA_6
K32
DQA_7
M33
DQA_8
M34
DQA_9
L34
DQA_10
L35
DQA_11
J33
DQA_12
J34
DQA_13
H33
DQA_14
H34
DQA_15
K27
DQA_16
J29
DQA_17
J30
DQA_18
J31
DQA_19
F29
DQA_20
F32
DQA_21
D30
DQA_22
D32
DQA_23
G33
DQA_24
G34
DQA_25
G35
DQA_26
F34
DQA_27
D34
DQA_28
C34
DQA_29
C35
DQA_30
B34
DQA_31
C24
DQA_32
B24
DQA_33
B23
DQA_34
A23
DQA_35
C21
DQA_36
B21
DQA_37
C20
DQA_38
B20
DQA_39
J22
DQA_40
H22
DQA_41
F22
DQA_42
D21
DQA_43
J19
DQA_44
G19
DQA_45
F19
DQA_46
D19
DQA_47
C19
DQA_48
B19
DQA_49
A19
DQA_50
B18
DQA_51
C16
DQA_52
B16
DQA_53
C15
DQA_54
A15
DQA_55
H18
DQA_56
F18
DQA_57
E18
DQA_58
D18
DQA_59
J17
DQA_60
G15
DQA_61
E15
DQA_62
D15
DQA_63
N35
MVREFDA
N34
MVREFSA
RV550 PRO A11 RH
RV550 PRO A11 RH
Channel A
Part 3 of 7
Part 3 of 7
MAA_0 MAA_1 MAA_2 MAA_3 MAA_4 MAA_5 MAA_6 MAA_7 MAA_8
MAA_9 MAA_10 MAA_11
MAA_A12 MAA_BA0 MAA_BA1 MAA_BA2
DQMAB_0 DQMAB_1 DQMAB_2 DQMAB_3 DQMAB_4 DQMAB_5 DQMAB_6 DQMAB_7
MEMORY INTERFACE A
MEMORY INTERFACE A
DDR1 DDR2 DDR3
DDR1 DDR2 DDR3
Not usedbidir. strobe
Not usedbidir. strobe
bidir. differential strobe
bidir. differential strobe
For DDR2
For DDR2
write stroberead strobe
write stroberead strobe
QSA_0
QSA_1
QSA_2
QSA_3
QSA_4
QSA_5
QSA_6
QSA_7
QSA_0B QSA_1B QSA_2B QSA_3B QSA_4B QSA_5B QSA_6B QSA_7B
ODTA0
ODTA1
CLKA0 CLKA0B
CKEA0 RASA0B CASA0B
WEA0B
CSA0B_0 CSA0B_1
CLKA1 CLKA1B
CKEA1 RASA1B CASA1B
WEA1B
CSA1B_0 CSA1B_1
U1D
U1D
C356
C356 10nF
10nF
M_MDB[63..0]
R172
R172
4.7K
4.7K
R171
R171
4.7K
4.7K
M_MDB0 M_MDB1 M_MDB2 M_MDB3 M_MDB4 M_MDB5 M_MDB6 M_MDB7 M_MDB8
M_MDB9 M_MDB10 M_MDB11 M_MDB12 M_MDB13 M_MDB14 M_MDB15 M_MDB16 M_MDB17 M_MDB18 M_MDB19 M_MDB20 M_MDB21 M_MDB22 M_MDB23 M_MDB24 M_MDB25 M_MDB26 M_MDB27 M_MDB28 M_MDB29 M_MDB30 M_MDB31 M_MDB32 M_MDB33 M_MDB34 M_MDB35 M_MDB36 M_MDB37 M_MDB38 M_MDB39 M_MDB40 M_MDB41 M_MDB42 M_MDB43 M_MDB44 M_MDB45 M_MDB46 M_MDB47 M_MDB48 M_MDB49 M_MDB50 M_MDB51 M_MDB52 M_MDB53 M_MDB54 M_MDB55 M_MDB56 M_MDB57 M_MDB58 M_MDB59 M_MDB60 M_MDB61 M_MDB62 M_MDB63
R170
R170
4.7K
4.7K
R169
R169 243R
243R
H15
DQB_0
G14
DQB_1
E14
DQB_2
D14
DQB_3
H12
DQB_4
G12
DQB_5
F12
DQB_6
D10
DQB_7
B13
DQB_8
C12
DQB_9
B12
DQB_10
B11
DQB_11
C9
DQB_12
B9
DQB_13
A9
DQB_14
B8
DQB_15
J10
DQB_16
H10
DQB_17
F10
DQB_18
D9
DQB_19
G7
DQB_20
G6
DQB_21
F6
DQB_22
D6
DQB_23
C8
DQB_24
C7
DQB_25
B7
DQB_26
A7
DQB_27
B5
DQB_28
A5
DQB_29
C4
DQB_30
B4
DQB_31
M3
DQB_32
M2
DQB_33
N2
DQB_34
N1
DQB_35
R3
DQB_36
R2
DQB_37
T3
DQB_38
T2
DQB_39
M8
DQB_40
M7
DQB_41
P5
DQB_42
P4
DQB_43
R9
DQB_44
R8
DQB_45
R6
DQB_46
U4
DQB_47
U3
DQB_48
U2
DQB_49
U1
DQB_50
V2
DQB_51
Y3
DQB_52
Y2
DQB_53
AA2
DQB_54
AA1
DQB_55
U9
DQB_56
U7
DQB_57
U6
DQB_58
V4
DQB_59
W9
DQB_60
W7
DQB_61
W6
DQB_62
W4
DQB_63
B14
MVREFDB
A13
MVREFSB
AA4
DRAM_RST
AA8
TEST_MCLK
AA7
TEST_YCLK
AA5
MEMTEST
RV550 PRO A11 RH
RV550 PRO A11 RH
M_MAA0
C27
M_MAA1
B28
M_MAA2
B27
M_MAA3
G26
M_MAA4
F27
M_MAA5
E27
M_MAA6
D27
M_MAA7
J27
M_MAA8
E29
M_MAA9
C30
M_MAA10
E26
M_MAA11
A27
M_MAA12
G27
MAA_BA0
C28 B29 D26
M29 K33 G30 E33 C22 H21 C17 G17
M30 K34 G31 E34 B22 F21 B17 D17
M31 K35 G32 E35 A22 E21 A17 E17
C31 C25
A33 B33
B31 A31 C32 C29 A30
B30
A26 B26
F24 D24 H26 D22 G24
H24
MAA_BA1
M_DQMA#0 M_DQMA#1 M_DQMA#2 M_DQMA#3 M_DQMA#4 M_DQMA#5 M_DQMA#6 M_DQMA#7
M_QSA0 M_QSA1 M_QSA2 M_QSA3 M_QSA4 M_QSA5 M_QSA6 M_QSA7
ODTA0
CLKA0 CLKA#0
CKEA0 RASA#0 CASA#0 WEA#0 CSA#0_0
CLKA1 CLKA#1
CKEA1 RASA#1 CASA#1 WEA#1 CSA#1_0
MAA_BA0 MAA_BA1
M_MAA[12..0]
M_DQMA#[7..0]
M_QSA[7..0]
+MVDD
R165
R165 100R
100R 1%
R166
R166 100R
100R 1%
MVREF_1
C355
C355 100nF
100nF
RV550 MEMORY CHANNELS A and B
Channel B
Part 4 of 7
Part 4 of 7
MAB_0 MAB_1 MAB_2 MAB_3 MAB_4 MAB_5 MAB_6 MAB_7 MAB_8
MAB_9 MAB_10 MAB_11
MAB_A12 MAB_BA0 MAB_BA1 MAB_BA2
DQMBB_0 DQMBB_1 DQMBB_2 DQMBB_3 DQMBB_4 DQMBB_5 DQMBB_6 DQMBB_7
MEMORY INTERFACE B
MEMORY INTERFACE B
DDR1 DDR2 DDR3
DDR1 DDR2 DDR3
Not usedbidir. strobe
Not usedbidir. strobe
bidir. differential strobe
bidir. differential strobe
For DDR2
For DDR2
write strobe
write strobe
read strobe
read strobe
QSB_0
QSB_1
QSB_2
QSB_3
QSB_4
QSB_5
QSB_6
QSB_7
QSB_0B QSB_1B QSB_2B QSB_3B QSB_4B QSB_5B QSB_6B QSB_7B
ODTB0
ODTB1
CLKB0 CLKB0B
CKEB0 RASB0B CASB0B
WEB0B
CSB0B_0 CSB0B_1
CLKB1 CLKB1B
CKEB1 RASB1B CASB1B
WEB1B
CSB1B_0 CSB1B_1
M_MAB0
H2
M_MAB1
H3
M_MAB2
J3
M_MAB3
J5
M_MAB4
J4
M_MAB5
J6
M_MAB6
G5
M_MAB7
J9
M_MAB8
F3
M_MAB9
F4
M_MAB10
J1
M_MAB11
J2
M_MAB12
J7
MAB_BA0
G2 G3 F1
D12 C10 E7 C6 P3 R4 W3 V8
J14 B10 F9 B6 P2 P8 W2 V6
H14 A10 E9 A6 P1 P7 W1 V5
D2
ODTB0
K5
A3
CLKB0
B3
CLKB#0
E3
CKEB0
D3
RASB#0
C1
CASB#0
F2
WEB#0
E1
CSB#0_0
E2
K1
CLKB1
K2
CLKB#1
K8
CKEB1
K7
RASB#1
K4
CASB#1
M6
WEB#1
L3
CSB#1_0
M4
MAB_BA1
M_DQMB#0 M_DQMB#1 M_DQMB#2 M_DQMB#3 M_DQMB#4 M_DQMB#5 M_DQMB#6 M_DQMB#7
M_QSB0 M_QSB1 M_QSB2 M_QSB3 M_QSB4 M_QSB5 M_QSB6 M_QSB7
MAB_BA0 MAB_BA1
M_MAB[12..0]
M_DQMB#[7..0]
M_QSB[7..0]
A A
ATI Technologies Inc.
ATI Technologies Inc.
ATI Technologies Inc.
1 Commerce Valley Drive East
1 Commerce Valley Drive East
1 Commerce Valley Drive East Markham, Ontario
Markham, Ontario
Markham, Ontario Canada, L3T 7X6
Canada, L3T 7X6
Canada, L3T 7X6 (905) 882-2600
(905) 882-2600
(905) 882-2600
Title
Title
Title
RV550 LP HDMI VGA 256/512MB DDR2
RV550 LP HDMI VGA 256/512MB DDR2
RV550 LP HDMI VGA 256/512MB DDR2
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
C
C
C
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
105-B173xx-00A
105-B173xx-00A
105-B173xx-00A
1
0
0
519Sunday, November 26, 2006
519Sunday, November 26, 2006
519Sunday, November 26, 2006
0
of
of
of
www.vinafix.vn
Loading...
+ 14 hidden pages