MSI MS-V074 Schematic 10

Page 1
A B C D E F G H
P413: G86, DDR2 MEMORY 32MX16/16Mx16
1
Page 1: P413 Overview
REV HISTORY
1
Page 2: PCI Express I nterface Page 3: Frame Buffer I n t erface Page 4: Memory 1st Ban k 0 ..3 1 Page 5: Memory 1st Bank 32 ..6 3 Page 6: DACA, Slim DB15 Connector Page 7: DACB, MUX, 2x6 Header
2
Page 8: MiniDIN Connector & AVout
2
Page 9: TMDS Interface Page 10: MIOA, MIOB Interfa c e Page 11: Straps, M e c hanical Parts Page 12: XTAL, GPIO, BIOS, FAN, JTAG, HDCP Page 13: Power Supply I: NVVDD, PLLVDD Page 14: Power Supply II: F3V3, 5V, DDC5V, FBVDDQ
3
Page 15: Basenet Report Page 16: Cref Part
3
4
VARIANT ASSEMBLY
SKU
BASE
B 1
SKU0000
2
SKU0001
3
SKU0050
4
SKU0051
5
<UNDEFINED>
6
<UNDEFINED>
7
<UNDEFINED>
8
<UNDEFINED>
9
<UNDEFINED>
10
<UNDEFINED>
11
<UNDEFINED>
12
<UNDEFINED>
13
5
<UNDEFINED>
14
<UNDEFINED>
15
<UNDEFINED>
ALL NVIDIA DESIGN SPECIFICAT IONS, R EFERENC E SPECIFIC ATION S, REFER ENCE BOAR DS, FILES, DRAWING S, DIAG NOST ICS, LIST S AND O THER DO CUMEN TS OR I NFO RMATIO N (T OGET HER AND SEPAR ATELY, 'MAT ERIALS') ARE BEING PROVIDED 'AS IS'. TH E MA T ER IA L S MA Y CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTI ES, EXPRESSED, IM PLIED, STAT UTO RY OR O THER WISE WITH R ESPECT TO THE MAT ERIALS O R O T HE R WI SE, AND EXPR ESSLY DISCLAIMS ALL
NVPN
600-10413-xxxx-000 600-10413-0000-000 600-10413-0001-000 600-10413-0050-000 600-10413-0051-000 <UNDEFINED>
<UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED>
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMO N & NO _STUFF ASSEMBLY NO TES AN D BO M N O T F I N AL P413: G86-200, 64 BIT DDR2 16Mx16 MEMORY, VGA+DVI +H Do ut P413: G86-200, 64 BIT DDR2 32Mx16 MEMORY, VGA+DVI +H Do ut P413: G78-300, 64 BIT DDR2 16Mx16 MEMORY, VGA+DVI +H Do ut P413: G78-300, 64 BIT DDR2 32Mx16 MEMORY, VGA+DVI +H Do ut <UNDEFINED> <UNDEFINED><UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED>
<UNDEFINED> <UNDEFINED>
C GE
www.vinafix.vn
ASSEMBLY PAGE DETAI L
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMO N & NO _STUFF ASSEMBLY NO TES AN D B O M N O T F IN A L P413 Overv iew
NVIDIA CORPORATION
2701 SAN TOMAS EX PRES SWAY SANTA CL ARA, CA 95050, USA
NV_PN
600-10413-xxxx-000 A
NAMEIMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FRO M A COU RSE OF DEALING , TRADE U SAGE, T RADE PRACT ICE, O R INDUSTRY STANDARDS.
4
5
PAGEID
02-OCT-2006
DATE
HFDBA
Page 2
A B C D E F G H
PCI Express Interface
CN1
CON_FINGE R_PEX_164
3V3
C31
C29
1
IN IN
IN
2
IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN
3
IN
IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN
4
IN IN IN IN
IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN IN
5
IN IN IN IN IN IN IN
IN IN
ALL NVIDIA DESIGN SPECIFICAT IONS, R EFERENC E SPECIFIC ATION S, REFER ENCE BOAR DS, FILES, DRAWING S, DIAG NOST ICS, LIST S AND O THER DO CUMEN TS OR I NFO RMATIO N (T OGET HER AND SEPAR ATELY, 'MAT ERIALS') ARE BEING PROVIDED 'AS IS'. TH E MA T ER IA L S MA Y CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTI ES, EXPRESSED, IM PLIED, STAT UTO RY OR O THER WISE WITH R ESPECT TO THE MAT ERIALS O R O T H ER W ISE, AN D EXPRESSLY DISCLAIM S ALL
1UF
10V 10% X5R 0603 COMMON
GND
PLACE NEAR FINGERS
Net Name
PEX_TSTCLK PEX_TSTCLK*
PEX_TX0 PEX_TX0 PEX_TX0* PEX_TX0* PEX_TX1 PEX_TX1* PEX_TX2 PEX_TX2* PEX_TX3 PEX_TX3* PEX_TX4 PEX_TX4* PEX_TX5 PEX_TX5* PEX_TX6 PEX_TX6* PEX_TX7 PEX_TX7* PEX_TX8 PEX_TX8* PEX_TX9 PEX_TX9* PEX_TX10 PEX_TX10* PEX_TX11 PEX_TX11* PEX_TX12 PEX_TX12* PEX_TX13 PEX_TX13* PEX_TX14 PEX_TX14* PEX_TX15 PEX_TX15*
PEX_TXX0 PEX_TXX0* PEX_TXX1 PEX_TXX1* PEX_TXX2 PEX_TXX2* PEX_TXX3 PEX_TXX3* PEX_TXX4 PEX_TXX4* PEX_TXX5 PEX_TXX5* PEX_TXX6 PEX_TXX6* PEX_TXX7 PEX_TXX7* PEX_TXX8 PEX_TXX8* PEX_TXX9 PEX_TXX9* PEX_TXX10 PEX_TXX10* PEX_TXX11 PEX_TXX11* PEX_TXX12 PEX_TXX12* PEX_TXX13 PEX_TXX13* PEX_TXX14 PEX_TXX14* PEX_TXX15 PEX_TXX15*
PEX_RX0 PEX_RX0* PEX_RX1 PEX_RX1* PEX_RX2 PEX_RX2* PEX_RX3 PEX_RX3* PEX_RX4 PEX_RX4* PEX_RX5 PEX_RX5* PEX_RX6 PEX_RX6* PEX_RX7 PEX_RX7* PEX_RX8 PEX_RX8* PEX_RX9 PEX_RX9* PEX_RX10 PEX_RX10* PEX_RX11 PEX_RX11* PEX_RX12 PEX_RX12* PEX_RX13 PEX_RX13* PEX_RX14 PEX_RX14* PEX_RX15 PEX_RX15*
PEX_REFCLK PEX_REFCLK*
.1UF
10V 10% X5R 0402 COMMON
C30 .01UF
25V 10% X7R 0402 COMMON
12V
C16
4.7UF
16V 20% X7R 1206 COMMON
GND
CRITICALDIFF_PAIR IMPEDANCE
1 100DIFFPEX_TSTCLK 1 100DIFFPEX_TSTCLK
1 100DIFFPEX_TX0 1 100DIFFPEX_TX0 1 100DIFFPEX_TX1 1 100DIFFPEX_TX1 1 100DIFFPEX_TX2 1 100DIFFPEX_TX2 1 100DIFFPEX_TX3 1 100DIFFPEX_TX3 1 100DIFFPEX_TX4 1 100DIFFPEX_TX4 1 100DIFFPEX_TX5 1 100DIFFPEX_TX5 1 100DIFFPEX_TX6 1 100DIFFPEX_TX6 1 100DIFFPEX_TX7 1 100DIFFPEX_TX7 1 100DIFFPEX_TX8 1 100DIFFPEX_TX8 1 100DIFFPEX_TX9 1 100DIFFPEX_TX9 1 100DIFFPEX_TX10 1 100DIFFPEX_TX10 1 100DIFFPEX_TX11 1 100DIFFPEX_TX11 1 100DIFFPEX_TX12 1 100DIFFPEX_TX12 1 100DIFFPEX_TX13 1 100DIFFPEX_TX13 1 100DIFFPEX_TX14 1 100DIFFPEX_TX14 1 100DIFFPEX_TX15 1 100DIFFPEX_TX15
1 100DIFFPEX_TXX0 1 100DIFFPEX_TXX0 1 100DIFFPEX_TXX1 1 100DIFFPEX_TXX1 1 100DIFFPEX_TXX2 1 100DIFFPEX_TXX2 1 100DIFFPEX_TXX3 1 100DIFFPEX_TXX3 1 100DIFFPEX_TXX4 1 100DIFFPEX_TXX4 1 100DIFFPEX_TXX5 1 100DIFFPEX_TXX5 1 100DIFFPEX_TXX6 1 100DIFFPEX_TXX6 1 100DIFFPEX_TXX7 1 100DIFFPEX_TXX7 1 100DIFFPEX_TXX8 1 100DIFFPEX_TXX8 1 100DIFFPEX_TXX9 1 100DIFFPEX_TXX9 1 100DIFFPEX_TXX10 1 100DIFFPEX_TXX10 1 100DIFFPEX_TXX11 1 100DIFFPEX_TXX11 1 100DIFFPEX_TXX12 1 100DIFFPEX_TXX12 1 100DIFFPEX_TXX13 1 100DIFFPEX_TXX13 1 100DIFFPEX_TXX14 1 100DIFFPEX_TXX14 1 100DIFFPEX_TXX15 1 100DIFFPEX_TXX15
1 100DIFFPEX_RX0 1 100DIFFPEX_RX0 1 100DIFFPEX_RX1 1 100DIFFPEX_RX1 1 100DIFFPEX_RX2 1 100DIFFPEX_RX2 1 100DIFFPEX_RX3 1 100DIFFPEX_RX3 1 100DIFFPEX_RX4 1 100DIFFPEX_RX4 1 100DIFFPEX_RX5 1 100DIFFPEX_RX5 1 100DIFFPEX_RX6 1 100DIFFPEX_RX6 1 100DIFFPEX_RX7 1 100DIFFPEX_RX7 1 100DIFFPEX_RX8 1 100DIFFPEX_RX8 1 100DIFFPEX_RX9 1 100DIFFPEX_RX9 1 100DIFFPEX_RX10 1 100DIFFPEX_RX10 1 100DIFFPEX_RX11 1 100DIFFPEX_RX11 1 100DIFFPEX_RX12 1 100DIFFPEX_RX12 1 100DIFFPEX_RX13 1 100DIFFPEX_RX13 1 100DIFFPEX_RX14 1 100DIFFPEX_RX14 1 100DIFFPEX_RX15 1 100DIFFPEX_RX15
1 100DIFFPEX_REFCLK 1 100DIFFPEX_REFCLK
C664
4.7UF
16V 20% X7R 1206 COMMON
C658 .01UF
25V 10% X7R 0402 COMMON
3V3
SNN_3V3AUX
PRSNT SNN_PE_PRSNT2_A
SNN_PE_RSVD2
SNN_PE_PRSNT2_B SNN_PE_RSVD3 SNN_PE_RSVD4 SNN_PE_RSVD5
SNN_PE_PRSNT2_C SNN_PE_RSVD6
SNN_PE_RSVD7 SNN_PE_RSVD8
CON_X16
COMMON
B1
+12V
B2
+12V
A2
+12V
A3
+12V
B3
+12V/RSVD
B8
+3V3
A9
+3V3
A10
+3V3
B10
+3V3AUX
A1
PRSNT1
B17
PRSNT2
B12
RSVD
B4
GND
A4
GND
B7
GND
A12
GND
B13
GND
A15
GND
B16
GND
B18
GND
A18
GND
TRST* JTAG1
TCLK JTAG2
TDI JTAG3 TDO JTAG4 TMS JTAG5
GND
END OF X1
B31
PRSNT2
A19
RSVD
B30
RSVD
A32
RSVD
A20
GND
B21
GND
B22
GND
A23
GND
A24
GND
B25
GND
B26
GND
A27
GND
A28
GND
B29
GND
A31
GND
B32
GND
GND
GND
END OF X4
B48
PRSNT2
A33
RSVD
A34
GND
B35
GND
B36
GND
A37
GND
A38
GND
B39
GND
B40
GND
A41
GND
A42
GND
B43
GND
B44
GND
A45
GND
A46
GND
B47
GND
B49
GND
A49
GND
END OF X8
B81
PRSNT2
A50
RSVD
B82
RSVD
A51
GND
B52
GND
B53
GND
A54
GND
A55
GND
B56
GND
B57
GND
A58
GND
A59
GND
B60
GND
B61
GND
A62
GND
A63
GND
B64
GND
B65
GND
A66
GND
A67
GND
B68
GND
B69
GND
A70
GND
A71
GND
B72
GND
B73
GND
A74
GND
A75
GND
B76
GND
B77
GND
A78
GND
A79
GND
B80
GND
A82
GND
GND
END OF X16
SMCLK
SMDAT
PERST
REFCLK REFCLK
PERP0 PERN0
PETP0 PETN0
PERP1 PERN1
PETP1 PETN1
PERP2 PERN2
PETP2 PETN2
PERP3 PERN3
PETP3 PETN3
PERP4 PERN4
PETP4 PETN4
PERP5 PERN5
PETP5 PETN5
PERP6 PERN6
PETP6 PETN6
PERP7 PERN7
PETP7 PETN7
PERP8 PERN8
PETP8 PETN8
PERP9 PERN9
PETP9 PETN9
PERP10 PERN10
PETP10 PETN10
PERP11 PERN11
PETP11 PETN11
PERP12 PERN12
PETP12 PETN12
PERP13 PERN13
PETP13 PETN13
PERP14 PERN14
PETP14 PETN14
PERP15 PERN15
PETP15 PETN15
SNN_PEX_JTAGE_TRST*
B9
SNN_PEX_JTAGE_TCLK
A5
PEX_JTAGE_TDIO
A6 A7
SNN_PEX_JTAGE_TMS
A8
PEX_SMCLK
B5
PEX_SMDAT
B6
SNN_PEX_WAKE*
B11
WAKE
PEX_PWRGD*
A11
PEX_REFCLK
A13
PEX_REFCLK*
A14
PEX_TXX0
A16
PEX_TXX0*
A17
PEX_RX0
B14
PEX_RX0*
B15
PEX_TXX1
A21
PEX_TXX1*
A22
PEX_RX1
B19
PEX_RX1*
B20
PEX_TXX2
A25
PEX_TXX2*
A26
PEX_RX2
B23
PEX_RX2*
B24
PEX_TXX3
A29
PEX_TXX3*
A30
PEX_RX3
B27
PEX_RX3*
B28
PEX_TXX4
A35
PEX_TXX4*
A36
PEX_RX4
B33
PEX_RX4*
B34
PEX_TXX5
A39
PEX_TXX5*
A40
PEX_RX5
B37
PEX_RX5*
B38
PEX_TXX6
A43
PEX_TXX6*
A44
PEX_RX6
B41
PEX_RX6*
B42
PEX_TXX7
A47
PEX_TXX7*
A48
PEX_RX7
B45
PEX_RX7*
B46
PEX_TXX8
A52
PEX_TXX8*
A53
PEX_RX8
B50
PEX_RX8*
B51
PEX_TXX9
A56
PEX_TXX9*
A57
PEX_RX9
B54
PEX_RX9*
B55
PEX_TXX10
A60
PEX_TXX10*
A61
PEX_RX10
B58
PEX_RX10*
B59
PEX_TXX11
A64
PEX_TXX11*
A65
PEX_RX11
B62
PEX_RX11*
B63
PEX_TXX12
A68
PEX_TXX12*
A69
PEX_RX12
B66
PEX_RX12*
B67
PEX_TXX13
A72
PEX_TXX13*
A73
PEX_RX13
B70
PEX_RX13*
B71
PEX_TXX14
A76
PEX_TXX14*
A77
PEX_RX14
B74
PEX_RX14*
B75
PEX_TXX15
A80
PEX_TXX15*
A81
PEX_RX15
B78
PEX_RX15*
B79
MAKE CUTTABLE TRACE
STUFF FOR TEST ONLY
R13 0
04025%COMMON
PLACE NEAR FINGERS
COMMON 10V 040210%X5R
COMMON X5R 10% 10V 0402
10%COMMON X5R 10V 0402
COMMON X5R 10% 10V 0402
COMMON X5R 10% 10V 0402
COMMON X5R 10% 10V 0402
COMMON X5R 10% 10V 0402
COMMON X5R 10% 10V 0402
COMMON X5R 10% 10V 0402
COMMON X5R 10% 10V 0402
COMMON X5R 10% 10V 0402
COMMON X5R 10% 10V 0402
COMMON X5R 10% 10V 0402
COMMON X5R 10% 10V 0402
COMMON 10%X5R 10V 0402
C651 .1UF
C647 .1UF
C643 .1UF
C640 .1UF
C637 .1UF
C631 .1UF
C624 .1UF
C613 .1UF
C605 .1UF
COMMON X5R 10% 10V 0402
C596 .1UF
COMMON X5R 10% 10V 0402
C583 .1UF
C568 .1UF
C556 .1UF
C542 .1UF
C533 .1UF
C531 .1UF
COMMON X5R 10% 10V 0402
ASSEMBLY PAGE DETAI L
C GE
R546 0
04025%COMMON
R14 0
04025%COMMON
I2CS_SCL I2CS_SDA
12
BI
12
BI
AC6
R528 200
04025%COMMON
C650 .1UF
C644 .1UF
X5R 10% 10V 0402COMMON
C642 .1UF
X5R 10VCOMMON 10% 0402
C639 .1UF
10VCOMMON X5R 040210%
C636 .1UF
X5R 10% 10V 0402COMMON
C630 .1UF
10VCOMMON 10% 0402X5R
C621 .1UF
C607 .1UF
C603 .1UF
C591 .1UF
C577 .1UF
10VCOMMON X5R 10% 0402
C565 .1UF
10VCOMMON X5R 040210%
C550 .1UF
0402COMMON X5R 10% 10V
X5R 10% 0402COMMON 10V
C540 .1UF
C532 .1UF
C530 .1UF
PEX_TSTCLK PEX_TSTCLK*
040210V10%X5RCOMMON
PEX_TX1 PEX_TX1*
PEX_TX2 PEX_TX2*
PEX_TX3 PEX_TX3*
PEX_TX4 PEX_TX4*
PEX_TX5 PEX_TX5*
PEX_TX6 PEX_TX6*
040210%COMMON X5R 10V
PEX_TX7 PEX_TX7*
0402COMMON X5R 10% 10V
PEX_TX8 PEX_TX8*
PEX_TX9 PEX_TX9*
PEX_TX10 PEX_TX10*
PEX_TX11 PEX_TX11*
PEX_TX12 PEX_TX12*
PEX_TX13 PEX_TX13*
0402COMMON X5R 10% 10V
PEX_TX14 PEX_TX14*
0402COMMON X5R 10% 10V
PEX_TX15 PEX_TX15*
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMO N & NO _STUFF ASSEMBLY NO TES AN D BO M N O T F I N AL PCI Express Interface
AF13 AF14
AE3 AE4
AD5 AD6
AF1 AG2
AE6 AE7
AG3 AG4
AD7 AC7
AF4 AF5
AE9
AE10
AG6 AG7
AD10 AC10
AF7 AF8
AE12 AE13
AG9
AG10 AD13
AC13 AF10
AF11 AC15
AD15 AG12
AG13 AE15
AE16 AG15
AG16 AC18
AD18 AF16
AF17 AE18
AE19 AG18
AG19 AC21
AD21 AF19
AF20 AE21
AE22 AG21
AG22 AD22
AD23 AF22
AF23 AF25
AE25 AG24
AG25 AE24
AD24 AG26
AF27
G1A
BGA_0533_P080_230X230_G3_064B COMMON
1/12 PCI_EXPRESS
PEX_RST
PEX_TSTCLK_OUT PEX_TSTCLK_OUT
PEX_REFC LK PEX_REFC LK
PEX_TX0 PEX_TX0
PEX_RX0 PEX_RX0
PEX_TX1 PEX_TX1
PEX_RX1 PEX_RX1
PEX_TX2 PEX_TX2
PEX_RX2 PEX_RX2
PEX_TX3 PEX_TX3
PEX_RX3 PEX_RX3
PEX_TX4 PEX_TX4
PEX_RX4 PEX_RX4
PEX_TX5 PEX_TX5
PEX_RX5 PEX_RX5
PEX_TX6 PEX_TX6
PEX_RX6 PEX_RX6
PEX_TX7 PEX_TX7
PEX_RX7 PEX_RX7
PEX_TX8 PEX_TX8
PEX_RX8 PEX_RX8
PEX_TX9 PEX_TX9
PEX_RX9 PEX_RX9
PEX_TX10 PEX_TX10
PEX_RX10 PEX_RX10
PEX_TX11 PEX_TX11
PEX_RX11 PEX_RX11
PEX_TX12 PEX_TX12
PEX_RX12 PEX_RX12
PEX_TX13 PEX_TX13
PEX_RX13 PEX_RX13
PEX_TX14 PEX_TX14
PEX_RX14 PEX_RX14
PEX_TX15 PEX_TX15
PEX_RX15 PEX_RX15
G72 G86
NV_PLLAVDD
PEX_IOVD D PEX_IOVD D PEX_IOVD D PEX_IOVD D PEX_IOVD D PEX_IOVD D PEX_IOVD D PEX_IOVD D
PEX_IOVDD Q PEX_IOVDD Q PEX_IOVDD Q PEX_IOVDD Q PEX_IOVDD Q PEX_IOVDD Q PEX_IOVDD Q PEX_IOVDD Q PEX_IOVDD Q PEX_IOVDD Q
PEX_IOVDD Q PEX_IOVDD Q PEX_IOVDD Q PEX_IOVDD Q PEX_IOVDD Q PEX_IOVDD Q PEX_IOVDD Q PEX_IOVDD Q PEX_IOVDD Q
VDD_LP VDD_LP VDD_LP VDD_LP
VDD33 VDD33 VDD33 VDD33 VDD33 VDD33
PEX_PLLAVDD PEX_PLLDV D D
PEX_PLLGND
PEX1V2
PEX1V2
C635
4.7UF
6.3V 10% X5R 0805 COMMON
1
GND
C638 22UF
6.3V 20% X5R 0805 COMMON
GND
2
NVVDD
GND
GND
GND
3
GND
4
PEX1V2
COMMONIND_SMD_0603
5
GND
PAGEID
02-OCT-2006
DATE
C626 1UF
6.3V 10% X5R 0402 COMMON
LB504 30R@100MHz
HFDBA
AB10 AB11 AB14 AB15 W17 W18 AB20 AB21
AA4 AB5 AB6 AB7 AB8 AB9 AC9 AC11 AB12 AC12
AB13 AB16 AC16 AB17 AC17 AB18 AB19 AC19 AC20
J9
VDD
M9
VDD
R9
VDD
T9
VDD
J10
VDD
J11
VDD
M11
VDD
N11
VDD
R11
VDD
T11
VDD
L12
VDD
M12
VDD
T12
VDD
U12
VDD
L13
VDD
M13
VDD
T13
VDD
U13
VDD
W13
VDD
M14
VDD
T14
VDD
L15
VDD
M15
VDD
T15
VDD
U15
VDD
W15
VDD
L16
VDD
M16
VDD
T16
VDD
U16
VDD
W16
VDD
M17
VDD
N17
VDD
R17
VDD
T17
VDD
W9 W10 W11 W12
J12 F13 J13 F14 J15 J16
N9
VDD
Y6 AA5
AA6
1.886 Amps
C580 .022UF
16V 10% X7R 0402 COMMON
PLACE NEAR BALLS
C582 .01UF
25V 10% X7R 0402 COMMON
PLACE NEAR BALLS
C552 100PF
50V 5% C0G 0402 COMMON
PLACE NEAR BALLS
0.110 Amps
C570 4700PF
25V 10% X7R 0402 COMMON
PLACE NEAR BALLS
0.045 Amps
PLACE NEAR BALLS
0.110 Amps
PEX_PLL_DVDD
C606 4700PF
25V 10% X7R 0402 COMMON
PLACE NEAR BALLS
C566 .022UF
16V 10% X7R 0402 COMMON
C567 .01UF
25V 10% X7R 0402 COMMON
C558 100PF
50V 5% C0G 0402 COMMON
C563 100PF
50V 5% C0G 0402 COMMON
C575 100PF
50V 5% C0G 0402 COMMON
C579 220PF
50V 5% C0G 0402 COMMON
C578 .022UF
16V 10% X7R 0402 COMMON
C592 .1UF
10V 10% X5R 0402 COMMON
C559 .022UF
16V 10% X7R 0402 COMMON
C593 .022UF
16V 10% X7R 0402 COMMON
C562 220PF
50V 5% C0G 0402 COMMON
C589 220PF
50V 5% C0G 0402 COMMON
C587 220PF
50V 5% C0G 0402 COMMON
C581 .01UF
25V 10% X7R 0402 COMMON
C569 .1UF
10V 10% X5R 0402 COMMON
NVVDD
C585 .01UF
25V 10% X7R 0402 COMMON
PLACE NEAR GPU
F3V3
GND
GND
C571 1UF
6.3V 10% X5R 0402 COMMON
PLACE NEAR GPU
C557
C584
.022UF
1UF
16V
6.3V
10%
10%
X7R
X5R
0402
0402
COMMON
COMMON
C576
C551
.01UF
1UF
25V
6.3V
10%
10%
X7R
X5R
0402
0402
COMMON
COMMON
C594
C632
.01UF
10UF
25V
6.3V
10%
20%
X7R
X5R
0402
0805
COMMON
COMMON
C586
C49
.01UF
10UF
25V
6.3V
10%
20%
X7R
X5R
0402
0805
COMMON
COMMON
C588
C50
.01UF
10UF
25V
6.3V
10%
20%
X7R
X5R
0402
0805
COMMON
COMMON
C55 1UF
10V 10% X5R 0603 COMMON
C53 1UF
6.3V 10% X5R 0402 COMMON
C623
C628
.01UF
1UF
25V
6.3V
10%
10%
X7R
X5R
0402
0402
COMMON
COMMON
NVIDIA CORPORATION
2701 SAN TOMAS E XPR ESSWAY SANTA CL ARA, CA 95050, USA
NV_PN
600-10413-xxxx-000 A
NAMEIMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PU RPOSE, O R ARISIN G FR OM A CO URSE OF DEALING , TRAD E USAGE, T RADE PRACT ICE, O R INDUSTRY STANDARDS.
www.vinafix.vn
Page 3
A B C D E F G H
Frame Buffer Interface
G1B
BGA_0533_P080_230X230_G3_064B
FBAD[63..0]
4,5,4
1
2
3
4
BI
FBADQM[7..0]
4,4,5
OUT
FBADQS[7..0]
4,4,5,5
BI
FBADQSN[7..0]
4,4,5,5
BI
FBAD0
0
FBAD1
1
FBAD2
2
FBAD3
3
FBAD4
4 5
FBAD5
6
FBAD6
7
FBAD7
8
FBAD8
9
FBAD9 FBAD10
10
FBAD11
11
FBAD12
12
FBAD13
13
FBAD14
14
FBAD15
15
FBAD16
16
FBAD17
17
FBAD18
18
FBAD19
19
FBAD20
20
FBAD21
21
FBAD22
22
FBAD23
23
FBAD24
24
FBAD25
25
FBAD26
26
FBAD27
27
FBAD28
28
FBAD29
29
FBAD30
30
FBAD31
31
FBAD32
32
FBAD33
33
FBAD34
34
FBAD35
35
FBAD36
36
FBAD37
37
FBAD38
38
FBAD39
39
FBAD40
40
FBAD41
41
FBAD42
42
FBAD43
43
FBAD44
44
FBAD45
45
FBAD46
46
FBAD47
47
FBAD48
48
FBAD49
49
FBAD50
50
FBAD51
51
FBAD52
52
FBAD53
53
FBAD54
54
FBAD55
55
FBAD56
56
FBAD57
57
FBAD58
58
FBAD59
59
FBAD60
60
FBAD61
61
FBAD62
62
FBAD63
63
FBADQM0
0
FBADQM1
1
FBADQM2
2
FBADQM3
3
FBADQM4
4
FBADQM5
5
FBADQM6
6
FBADQM7
7
FBADQS0
0
FBADQS1
1
FBADQS2
2
FBADQS3
3
FBADQS4
4
FBADQS5
5
FBADQS6
6
FBADQS7
7
FBADQSN0
0
FBADQSN1
1
FBADQSN2
2
FBADQSN3
3
FBADQSN4
4
FBADQSN5
5
FBADQSN6
6
FBADQSN7
7
FBVDDQ
R512 1K
Rt
1% 0402 COMMON
R513 1K
Rb
1%
5
ALL NVIDIA DESIGN SPECIFICAT IONS, R EFERENC E SPECIFIC ATION S, REFER ENCE BOAR DS, FILES, DRAWING S, DIAG NOST ICS, LIST S AND O THER DO CUMEN TS OR I NFO RMATIO N (T OGET HER AND SEPAR ATELY, 'MAT ERIALS') ARE BEING PROVIDED 'AS IS'. TH E MA T ER IA L S MA Y CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTI ES, EXPRESSED, IM PLIED, STAT UTO RY OR O THER WISE WITH R ESPECT TO THE MAT ERIALS O R O T H ER W ISE, AN D EXPRESSLY DISCLAIM S ALL
0402 COMMON
GND
FBVREF = FBVDDQ * Rb/(Rt + Rb)
DDR2: 1.0V = 2.0V * 1K/(1K + 1K)
VREF = 0.5 * FBVDDQ
C564 .1UF
10V 10% X5R 0402 COMMON
FBVREF
A26 C24 B24 A24 C22 A25 B25 D23 G22 J23 E24 F23 J24 F24 G23 H24 D16 E16 D17 F18 E19 E18 D20 D19 A18 B18 A19 B19 D18 C19 C16 C18 N26 N25 R25 R26 R27 T25 T27 T26
AB23
Y24 AB24 AB22 AC24 AC22 AA23 AA22
T24
T23
R24
R23
R22
T22
N23
P24 AA24 AA27 AA26 AB25 AB26 AB27 AA25
W25
D21
F22
F20
A21
V27
W22
V22
V24
B22
D22
E21
C21
V25
W24
U24
W26
A22
E22
F21
B21
V26
W23
V23
W27
A16
COMMON
2/12 FRAME_BUFFE R
FB_DQ0 FB_DQ1 FB_DQ2 FB_DQ3 FB_DQ4 FB_DQ5 FB_DQ6 FB_DQ7 FB_DQ8 FB_DQ9 FB_DQ10 FB_DQ11 FB_DQ12 FB_DQ13 FB_DQ14 FB_DQ15 FB_DQ16 FB_DQ17 FB_DQ18 FB_DQ19 FB_DQ20 FB_DQ21 FB_DQ22 FB_DQ23 FB_DQ24 FB_DQ25 FB_DQ26 FB_DQ27 FB_DQ28 FB_DQ29 FB_DQ30 FB_DQ31 FB_DQ32 FB_DQ33 FB_DQ34 FB_DQ35 FB_DQ36 FB_DQ37 FB_DQ38 FB_DQ39 FB_DQ40 FB_DQ41 FB_DQ42 FB_DQ43 FB_DQ44 FB_DQ45 FB_DQ46 FB_DQ47 FB_DQ48 FB_DQ49 FB_DQ50 FB_DQ51 FB_DQ52 FB_DQ53 FB_DQ54 FB_DQ55 FB_DQ56 FB_DQ57 FB_DQ58 FB_DQ59 FB_DQ60 FB_DQ61 FB_DQ62 FB_DQ63
FB_DQM0 FB_DQM1 FB_DQM2 FB_DQM3 FB_DQM4 FB_DQM5 FB_DQM6 FB_DQM7
FB_DQS_WP0 FB_DQS_WP1 FB_DQS_WP2 FB_DQS_WP3 FB_DQS_WP4 FB_DQS_WP5 FB_DQS_WP6 FB_DQS_WP7
FB_DQS_ RN0 FB_DQS_ RN1 FB_DQS_ RN2 FB_DQS_ RN3 FB_DQS_ RN4 FB_DQS_ RN5 FB_DQS_ RN6 FB_DQS_ RN7
FB_VREF
NC
FB_PLLAVDD
FB_PLLGND
E15
FB_VTT
F15
FB_VTT FB_VTT FB_VTT FB_VTT FB_VTT FB_VTT FB_VTT FB_VTT FB_VTT
FB_VDDQ FB_VDDQ FB_VDDQ FB_VDDQ FB_VDDQ FB_VDDQ FB_VDDQ FB_VDDQ FB_VDDQ FB_VDDQ
F16 J17 J18 L19 N19 R19 U19 W19
F17 F19 J19 M19 T19 J22 L22 P22 U22 Y22
C548 .022UF
16V 10% X7R 0402 COMMON
PLACE NEAR BGA
C543 4700PF
25V 10% X7R 0402 COMMON
C560 4700PF
25V 10% X7R 0402 COMMON
C561 .022UF
16V 10% X7R 0402 COMMON
C545 4700PF
25V 10% X7R 0402 COMMON
C554 4700PF
25V 10% X7R 0402 COMMON
PLACE BELOW GPU
FBACMD[25..0]
0.057 Amps
C574 .01UF
25V 10% X7R 0402 COMMON
0 1 2 3 4 5 6 7 8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
OUT OUT OUT OUT
PD REQUIRED FOR INITIALIZATION CKE
FBACMD11
4,4,4,4 4,4,4,4 5,5,5,5 5,5,5,5
R510
0402 COMMON
FB_CMD0 FB_CMD1 FB_CMD2 FB_CMD3 FB_CMD4 FB_CMD5 FB_CMD6 FB_CMD7 FB_CMD8
FB_CMD9 FB_CMD10 FB_CMD11 FB_CMD12 FB_CMD13 FB_CMD14 FB_CMD15 FB_CMD16 FB_CMD17 FB_CMD18 FB_CMD19 FB_CMD20 FB_CMD21 FB_CMD22 FB_CMD23 FB_CMD24 FB_CMD25 FB_CMD26 FB_CMD27 FB_CMD28
FB_CLK0 FB_CLK0 FB_CLK1 FB_CLK1
FB_CAL_PD_VDDQ
FB_CAL_PU_GND
FB_CAL_TERM_GND
FB_DEBUG
G86
G72
H_PLLVDD
FB_PLLAVDD
FB_PLLGND
FBACMD1
D25
FBACMD2
F26
FBACMD3
F25
FBACMD4
G25
FBACMD5
J25
FBACMD6
J27
FBACMD7
M26
FBACMD8
C27
FBACMD9
C25
FBACMD10
D24
FBACMD11
N27
FBACMD12
G24
FBACMD13
J26
FBACMD14
M27
FBACMD15
C26
FBACMD16
M25
FBACMD17
D26
FBACMD18
D27
FBACMD19
K26
FBACMD20 FBACMD20
K25
FBACMD21
K24
FBACMD22
F27
FBACMD23
K27
FBACMD24
G26
FBACMD25
B27
SNN_FBA_CMD26
N24
SNN_FBA_CMD27
M23
SNN_FBA_CMD28
M24
FBACLK0
L24
FBACLK0*
K23
FBACLK1
M22
FBACLK1*
N22
FBCAL_PD_VDDQ
D15
FBCAL_PU_GND
E13
FBCAL_TERM_GND
H22
FBA_DEBUG
K22
FBA_PLLAVDD
D14 D13 C15
FBACMD0
G27
C GE
C546 .1UF
10V 10% X5R 0402 COMMON
C553 4700PF
25V 10% X7R 0402 COMMON
C538 .022UF
16V 10% X7R 0402 COMMON
R48 10K
0402
COMMON
FBACLK0 FBACLK0* FBACLK1 FBACLK1* FBADQS1 FBADQSN1
LAB TESTPOINTS
40.2
1%
ASSEMBLY PAGE DETAI L
FBA_DEBUG
IN
DDR_ODT
3,4,4,5,5
IN
FBVDDQ
FBVDDQ
C549 .1UF
10V 10% X5R 0402 COMMON
C536 .1UF
10V 10% X5R 0402 COMMON
C54
4.7UF
6.3V 10% X5R 0603 COMMON
GND
FBACMD0
FBVDDQ
C544 1UF
6.3V 10% X5R 0402 COMMON
C555 1UF
GND
6.3V 10% X5R 0402 COMMON
GND
PD REQUIRED FOR INITIALIZATION
DDR_ODT
COMMON
RESET/ODT
R42 10K
0402
3,4,4,5,5
OUT
5%
GND
R55 10K
5% 0402 COMMON
FBACMD12
FBA_DEBUG
R52 10K
5% 0402 COMMON
R53
0
COMMON
0402
5%
R54
0
0402
COMMON
5%
FBACMD1
FBACMD4
FBACMD5
FBACMD9
FBACMD10
FBACMD15
FBACMD16
FBACMD19
FBACMD23
FBACMD24
GND
RP9D
150
4 5
RPAK_PAR_4_2010COMMON
+/-5%
RP9C
150
3 6
RPAK_PAR_4_2010COMMON
+/-5%
RP8C
150
3 6
RPAK_PAR_4_2010COMMON
+/-5%
RP8D
150
4 5
RPAK_PAR_4_2010COMMON
+/-5%
RP4D
150
4 5
RPAK_PAR_4_2010
COMMON
+/-5%
RP4C
150
3 6
RPAK_PAR_4_2010COMMON
+/-5%
RP10B
150
2 7
RPAK_PAR_4_2010
COMMON
+/-5%
RP10A
150
1 8
RPAK_PAR_4_2010
COMMON
+/-5%
RP1A
150
1 8
COMMON
RPAK_PAR_4_2010
+/-5%
RP1B
150
2 7
COMMON
RPAK_PAR_4_2010
+/-5%
RP2B
150
2 7
COMMON
RPAK_PAR_4_2010
+/-5%
RP2A
150
1 8
COMMON
RPAK_PAR_4_2010
+/-5%
RP7A
150
1 8
COMMON
RPAK_PAR_4_2010
+/-5%
RP7B
150
2 7
COMMON
RPAK_PAR_4_2010
+/-5%
RP6C
150
3 6
COMMON
RPAK_PAR_4_2010
+/-5%
RP6D
150
4 5
COMMON
RPAK_PAR_4_2010
+/-5%
RP11D
150
4 5
RPAK_PAR_4_2010
COMMON
+/-5%
RP11C
150
3 6
RPAK_PAR_4_2010COMMON
+/-5%
RP6B
150
2 7
RPAK_PAR_4_2010
COMMON
+/-5%
RP6A
150
1 8
RPAK_PAR_4_2010COMMON
+/-5%
RP11A
150
1 8
RPAK_PAR_4_2010
COMMON
+/-5%
RP11B
150
2 7
RPAK_PAR_4_2010
COMMON
+/-5%
RP4B
150
2 7
COMMONRPAK_PAR_4_2010
+/-5%
RP4A
150
1 8
COMMON
RPAK_PAR_4_2010
+/-5%
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
RP3D
FBACMD2
FBACMD3
GND
FBACMD6
FBACMD8
GND
FBACMD13
FBACMD14
GND
FBACMD17
FBACMD18
GND
FBACMD21
FBACMD22
GND
FBACMD25
FBACMD7
GND
150
4 5
COMMONRPAK_PAR_4_2010
+/-5%
RP3C
150
3 6
COMMON
RPAK_PAR_4_2010
+/-5%
RP3B
150
2 7
COMMONRPAK_PAR_4_2010
+/-5%
RP3A
150
1 8
COMMON
RPAK_PAR_4_2010
+/-5%
RP5A
150
1 8
RPAK_PAR_4_2010COMMON
+/-5%
RP5B
150
2 7
RPAK_PAR_4_2010
COMMON
+/-5%
RP7C
150
3 6
RPAK_PAR_4_2010COMMON
+/-5%
RP7D
150
4 5
RPAK_PAR_4_2010COMMON
+/-5%
RP10D
150
4 5
RPAK_PAR_4_2010
COMMON
+/-5%
RP10C
150
3 6
RPAK_PAR_4_2010
COMMON
+/-5%
RP12C
150
3 6
RPAK_PAR_4_2010
COMMON
+/-5%
RP12D
150
4 5
RPAK_PAR_4_2010
COMMON
+/-5%
RP8A
150
1 8
RPAK_PAR_4_2010
COMMON
+/-5%
RP8B
150
2 7
RPAK_PAR_4_2010
COMMON
+/-5%
RP2C
150
3 6
COMMONRPAK_PAR_4_2010
+/-5%
RP2D
150
4 5
COMMONRPAK_PAR_4_2010
+/-5%
RP5D
150
4 5
COMMONRPAK_PAR_4_2010
+/-5%
RP5C
150
3 6
COMMON
RPAK_PAR_4_2010
+/-5%
RP9B
150
2 7
RPAK_PAR_4_2010COMMON
+/-5%
RP9A
150
1 8
RPAK_PAR_4_2010COMMON
+/-5%
RP1D
150
4 5
RPAK_PAR_4_2010COMMON
+/-5%
RP1C
150
3 6
COMMONRPAK_PAR_4_2010
+/-5%
RP12B
150
2 7
COMMONRPAK_PAR_4_2010
+/-5%
RP12A
150
1 8
RPAK_PAR_4_2010COMMON
+/-5%
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBVDDQ
FBA CMD/Addr Terminations
C547
C56
.1UF
4.7UF
10V
6.3V
10%
10% X5R
X5R
0603
0402
COMMON
COMMON
C535
C537
.022UF
.1UF
10V
16V
10%
10%
X5R
X7R
0402
0402 COMMON
COMMON
C539
C534
.022UF
.1UF
10V
16V
10%
10%
X5R
X7R
0402
0402
COMMON
COMMON
4,4,5
OUT
RESET/ODT
5%
GND
TP502 TP501 TP504 TP503 TP506 TP505
FBVDDQ
R511
40.2
1% 0402 COMMON
R514
30.1
1% 0402 COMMON
1 50OHM 1 50OHM
1
GND
2
GND
GND
3
GND
GND
GND
4
GND GN D
220R@100MHz
PEX1V2
GND
LB501
C572
4.7UF
6.3V 10% X5R 0805 COMMON
IND_SMD_0402COMMON
C573 1UF
6.3V 10% X5R 0402 COMMON
PLACE NEAR GPUPLACE NEAR BALLS
5
NVIDIA CORPORATION
2701 SAN TOMAS E XPR ESSWAY
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMO N & NO _STUFF ASSEMBLY NO TES AN D BO M N O T F I N AL Frame Buffer Interface
SANTA CL ARA, CA 95050, USA
NV_PN
600-10413-xxxx-000 A
NAMEIMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PU RPOSE, O R ARISIN G FR OM A CO URSE OF DEALING , TRAD E USAGE, T RADE PRACT ICE, O R INDUSTRY STANDARDS.
PAGEID
02-OCT-2006
DATE
HFDBA
www.vinafix.vn
Page 4
A B C D E F G H
Memory 1st Bank 0..31
1
2
3
3,5,4
3,4,5,5 3,4,5,5
4
5
ALL NVIDIA DESIGN SPECIFICAT IONS, R EFERENC E SPECIFIC ATION S, REFER ENCE BOAR DS, FILES, DRAWING S, DIAG NOST ICS, LIST S AND O THER DO CUMEN TS OR I NFO RMATIO N (T OGET HER AND SEPAR ATELY, 'MAT ERIALS') ARE BEING PROVIDED 'AS IS'. TH E MA T ER IA L S MA Y CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTI ES, EXPRESSED, IM PLIED, STAT UTO RY OR O THER WISE WITH R ESPECT TO THE MAT ERIALS O R O T H ER W ISE, AN D EXPRESSLY DISCLAIM S ALL
FBACMD[25..0]
3,4,5
IN
15
FBACMD15 FBACMD15
25
FBACMD25 FBACMD25
9
FBACMD9 FBACMD9
8
FBACMD8 FBACMD8
1
FBACMD1 FBACMD1
3
FBACMD3 FBACMD3
2
FBACMD2 FBACMD2
0
FBACMD0 FBACMD0
24
FBACMD24 FBACMD24
22
FBACMD22 FBACMD22
21
FBACMD21 FBACMD21
23
FBACMD23 FBACMD23
19
FBACMD19 FBACMD19
20
FBACMD20 FBACMD20
17
FBACMD17 FBACMD17
16
FBACMD16 FBACMD16
14
FBACMD14 FBACMD14 SNN_FBA1_NC_R8 SNN_FBA1_NC_R3 SNN_FBA1_NC_R7
10
FBACMD10 FBACMD10
18
FBACMD18 FBACMD18
7
FBACMD7 FBACMD7
11
FBACMD11 FBACMD11
3,4,4,4 3,4,4,4
3,4,5
FBACLK0
IN
FBACLK0*
IN
DDR_ODT DDR_ODT
3,3,4,5,5
IN
SNN_FBA1_NC_A2 SNN_FBA1_NC_E2
FBAD[32..0]
BI
FBADQM[7..0]
IN
FBADQS[7..0]
BI
FBADQSN[7..0]
BI
K7 L7 K3 L8
M8 M3 M7 N2 N8 N3 N7 P2 P8 P3 M2 P7 R2 R8 R3 R7
L2 L3 L1
K2 J8 K8
K9
A2 E2
M1C
BGA_0084_P080_140X120 COMMON
1/2
RAS CAS WE CS
A<0> A<1> A<2> A<3> A<4> A<5> A<6> A<7> A<8> A<9> A<10> A<11> A<12> NC/A<13> NC/A<14> NC/A<15>
BA<0> BA<1> NC/BA<2>
CKE CLK CLK
ODT
NC NC
FBVDDQ
3,4,4,4 3,4,4,4
R502 1K
1% 0402 COMMON
R504 1K
1% 0402 COMMON
15 25 9 8
1 3 2 0 24 22 21 23 19 20 17 16 14
SNN_FBA2_NC_R8 SNN_FBA2_NC_R3 SNN_FBA2_NC_R7
10 18 7
11
FBACLK0
IN
FBACLK0*
IN
3,3,4,5,5
IN
SNN_FBA2_NC_A2 SNN_FBA2_NC_E2
K7
L7
K3
L8
M8 M3 M7 N2 N8 N3 N7 P2 P8 P3 M2 P7 R2 R8 R3 R7
L2 L3 L1
K2
J8
K8
K9
A2 E2
A1
VDD
E1
VDD
J9
VDD
M9
VDD
R1
VDD
A9
VDDQ
C1
VDDQ
C3
VDDQ
C7
VDDQ
C9
VDDQ
E9
VDDQ
G1
VDDQ
G3
VDDQ
G7
VDDQ
G9
VDDQ
J1
VDDL
A3
VSS
E3
VSS
J3
VSS
N1
VSS
GND
P9
VSS
A7
VSSQ
B2
VSSQ
B8
VSSQ
D2
VSSQ
D8
VSSQ
E7
VSSQ
F2
VSSQ
F8
VSSQ
H2
VSSQ
H8
VSSQ
J7
VSSL
VREF_B VREF_B
J2
Vref
C515 .047UF
16V 10% X7R 0402 COMMON
FBVDDQ
GND
M1A
BGA_0084_P080_140X120 COMMON
0
FBAD0
1
FBAD1
2
FBAD2
3
FBAD3
4
FBAD4
5
FBAD5
6
FBAD6
7
FBAD7
0
FBADQM0
0
FBADQS0
0
FBADQSN0
8
FBAD8
9
FBAD9
10
FBAD10
11
FBAD11
12
FBAD12
13
FBAD13
14
FBAD14
15
FBAD15
1
FBADQM1
1
FBADQS1
1
FBADQSN1
D1 D3 C8 D7 D9 B1 C2 B9
B3 B7 A8
G8 H9 F1 H3 H7 G2 H1 F9
F3 F7 E8
2/2
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
M501C
BGA_0084_P080_140X120 COMMON
2/2
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
16 17 18 19 20 21 22 23
2
2
2
24 25 26 27 28 29 30 31
3
3
3
FBVDDQ
R45 0
5% 0402
FBACLK_C0
COMMON
C69 .01UF
16V 10% X7R 0402 COMMON
R47
FBACLK0*
3,4,4,4
IN
R49 487
1% 0402 COMMON
FBACLK0
3,4,4,4
IN
243
COMMON
0402
1%
R46
243
COMMON0402
1%
GND
C GE
M501A
BGA_0084_P080_140X120 COMMON
1/2
RAS CAS WE CS
A<0> A<1> A<2> A<3> A<4> A<5> A<6> A<7> A<8> A<9> A<10> A<11> A<12> NC/A<13> NC/A<14> NC/A<15>
BA<0> BA<1> NC/BA<2>
CKE CLK CLK
ODT
NC NC
FBAD16 FBAD17 FBAD18 FBAD19 FBAD20 FBAD21 FBAD22 FBAD23
FBADQM2 FBADQS2 FBADQSN2
FBAD24 FBAD25 FBAD26 FBAD27 FBAD28 FBAD29 FBAD30 FBAD31
FBADQM3 FBADQS3 FBADQSN3
ASSEMBLY PAGE DETAI L
FBVDDQ
A1
VDD
E1
VDD
J9
VDD
M9
VDD
R1
VDD
A9
VDDQ
C1
VDDQ
C3
VDDQ
C7
VDDQ
C9
VDDQ
E9
VDDQ
G1
VDDQ
G3
VDDQ
G7
VDDQ
G9
VDDQ
J1
VDDL
A3
VSS
E3
VSS
J3
VSS
N1
VSS
GND
P9
VSS
A7
VSSQ
B2
VSSQ
B8
VSSQ
D2
VSSQ
D8
VSSQ
E7
VSSQ
F2
VSSQ
F8
VSSQ
H2
VSSQ
H8
VSSQ
J7
VSSL
J2
Vref
C516 .047UF
16V 10% X7R 0402 COMMON
GND
M501B
BGA_0084_P080_140X120 COMMON
2/2
D1
DQ<0>
D3
DQ<1>
C2
DQ<2>
D7
DQ<3>
B9
DQ<4>
B1
DQ<5>
D9
DQ<6>
C8
DQ<7>
B3
DQM
B7
DQS
A8
DQS
M1B
BGA_0084_P080_140X120 COMMON
2/2
F9
DQ<0>
G8
DQ<1>
H3
DQ<2>
G2
DQ<3>
H1
DQ<4>
F1
DQ<5>
H9
DQ<6>
H7
DQ<7>
F3
DQM
F7
DQS
E8
DQS
Place these caps next to plane transitions
FBVDDQ
FBVDDQ
C70
C57
.01UF
.01UF
25V
25V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
GND
GND
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMO N & NO _STUFF ASSEMBLY NO TES AN D BO M N O T F I N AL Memory 1st Bank 0 .. 31
FBVDDQ
GND
C523 .01UF
25V 10% X7R 0402 COMMON
FBVDDQ
GND
C66 .01UF
25V 10% X7R 0402 COMMON
FBVDDQ
GND
FBVDDQ
GND
FBVDDQ
GND
FBVDDQ
GND
X-cap for CMD
FBVDDQ
GND
FBVDDQ
GND
C519 .1UF
10V 10% X5R 0402 COMMON
C518 .1UF
10V 10% X5R 0402 COMMON
C527 .1UF
10V 10% X5R 0402 COMMON
C529 .1UF
10V 10% X5R 0402 COMMON
3,4,5,5 3,4,5,5
C503 .01UF
25V 10% X7R 0402 COMMON
C505 .01UF
25V 10% X7R 0402 COMMON
Net Name
FBACLK0
3,4,4,4
IN
FBACLK0*
3,4,4,4
IN
FBAD[63..0]
3,4,5
IN
FBACMD[25..0]
3,4,5
IN
FBADQM[7..0]
3,4,5
IN
FBADQS[7..0]
IN
FBADQSN[7..0]
IN
C61
C58
.1UF
1UF
10V
6.3V
10%
10%
X5R
X5R
0402
0402
COMMON
COMMON
C524 .1UF
10V 10% X5R 0402 COMMON
C59
C64
.1UF
1UF
10V
6.3V
10%
10%
X5R
X5R
0402
0402
COMMON
COMMON
C522 .1UF
10V 10% X5R 0402 COMMON
FBADQS0
0
FBADQSN0
0
FBADQS1
1
FBADQSN1
1
FBADQS2
2
FBADQSN2
2
FBADQS3
3
FBADQSN3
3
C72
4.7UF
6.3V 10% X5R 0603 COMMON
C73
4.7UF
6.3V 10% X5R 0603 COMMON
DIFF_PAIR
1 100DIFFFBACLK0 1 100DIFFFBACLK0
1 50OHM
1 50OHM
1 100DIFFFBADQS0 1 100DIFFFBADQS0 1 100DIFFFBADQS1 1 100DIFFFBADQS1 1 100DIFFFBADQS2 1 100DIFFFBADQS2 1 100DIFFFBADQS3 1 100DIFFFBADQS3
IMPEDANCECRITICAL
50OHM1
1
2
3
4
C510 .01UF
25V 10% X7R 0402 COMMON
C504 .01UF
25V 10% X7R 0402 COMMON
C506 .01UF
25V 10% X7R 0402 COMMON
C507 .01UF
25V 10% X7R 0402 COMMON
C509 .01UF
25V 10% X7R 0402 COMMON
C502 .01UF
25V 10% X7R 0402 COMMON
C508 .01UF
25V 10% X7R 0402 COMMON
C75 .01UF
25V 10% X7R 0402 COMMON
5
NVIDIA CORPORATION
2701 SAN TOMAS E XPR ESSWAY SANTA CL ARA, CA 95050, USA
NV_PN
600-10413-xxxx-000 A
NAMEIMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PU RPOSE, O R ARISIN G FR OM A CO URSE OF DEALING , TRAD E USAGE, T RADE PRACT ICE, O R INDUSTRY STANDARDS.
PAGEID
02-OCT-2006
DATE
HFDBA
www.vinafix.vn
Page 5
A B C D E F G H
Net Name
FBACLK1
C60 .1UF
10V 10% X5R 0402 COMMON
C521 .1UF
10V 10% X5R 0402 COMMON
C63 .1UF
10V 10% X5R 0402 COMMON
C513 .1UF
10V 10% X5R 0402 COMMON
FBADQS[7..0] FBADQSN[7..0]
C65 1UF
6.3V 10% X5R 0402 COMMON
C526 1UF
6.3V 10% X5R 0402 COMMON
3,5,5,5
IN
FBACLK1*
3,5,5,5
IN
FBADQS4
4
FBADQSN4
4
FBADQS5
5
FBADQSN5
5
FBADQS6
6
FBADQSN6
6
FBADQS7
7
FBADQSN7
7
C74
4.7UF
6.3V 10% X5R 0603 COMMON
C511
4.7UF
6.3V 10% X5R 0603 COMMON
Memory 1st Bank 32..63
3,4,4,5
IN
3,4,4,5
IN
1
3,4,4
2
3
3,4,4
4
FBACMD[25..0]
IN
15
FBACMD15 FBACMD15
25
FBACMD25 FBACMD25
9
FBACMD9 FBACMD9
8
FBACMD8 FBACMD8
1
FBACMD1 FBACMD1
3
FBACMD3 FBACMD3
13
FBACMD13 FBACMD13
4
FBACMD4 FBACMD4
5
FBACMD5 FBACMD5
6
FBACMD6 FBACMD6
21
FBACMD21 FBACMD21
23
FBACMD23 FBACMD23
19
FBACMD19 FBACMD19
20
FBACMD20 FBACMD20
17
FBACMD17 FBACMD17
16
FBACMD16 FBACMD16
14
FBACMD14 FBACMD14 SNN_FBA3_NC_R8 SNN_FBA3_NC_R3 SNN_FBA3_NC_R7
10
FBACMD10 FBACMD10
18
FBACMD18 FBACMD18
7
FBACMD7 FBACMD7
11
FBACMD11 FBACMD11
3,5,5,5 3,5,5,5
3,4,4 3,4,4,5 3,4,4,5
FBACLK1
IN
FBACLK1*
IN
DDR_ODT DDR_ODT
3,3,4,4,5
IN
SNN_FBA3_NC_A2 SNN_FBA3_NC_E2
FBAD[63..0]
BI
IN
FBADQS[7..0]
IN
FBADQSN[7..0]
IN
K7 L7 K3 L8
M8 M3 M7 N2 N8 N3 N7 P2 P8 P3 M2 P7 R2 R8 R3 R7
L2 L3 L1
K2 J8 K8
K9
A2 E2
M2C
BGA_0084_P080_140X120 COMMON
1/2
RAS CAS WE CS
A<0> A<1> A<2> A<3> A<4> A<5> A<6> A<7> A<8> A<9> A<10> A<11> A<12> NC/A<13> NC/A<14> NC/A<15>
BA<0> BA<1> NC/BA<2>
CKE CLK CLK
ODT
NC NC
FBVDDQ
3,5,5,5 3,5,5,5
R43 1K
1% 0402 COMMON
R44 1K
1% 0402 COMMON
15 25 9 8
1
3 13 4 5 6
21
23
19
20
17
16
14
SNN_FBA4_NC_R8 SNN_FBA4_NC_R3 SNN_FBA4_NC_R7
10
18
7
11
FBACLK1
IN
FBACLK1*
IN
3,3,4,4,5
IN
SNN_FBA4_NC_A2 SNN_FBA4_NC_E2
A1
VDD
E1
VDD
J9
VDD
M9
VDD
R1
VDD
A9
VDDQ
C1
VDDQ
C3
VDDQ
C7
VDDQ
C9
VDDQ
E9
VDDQ
G1
VDDQ
G3
VDDQ
G7
VDDQ
G9
VDDQ
J1
VDDL
A3
VSS
E3
VSS
J3
VSS
N1
VSS
GND
P9
VSS
A7
VSSQ
B2
VSSQ
B8
VSSQ
D2
VSSQ
D8
VSSQ
E7
VSSQ
F2
VSSQ
F8
VSSQ
H2
VSSQ
H8
VSSQ
J7
VSSL
VREF_A VREF_A
J2
Vref
C67 .047UF
16V 10% X7R 0402 COMMON
FBVDDQ
GND
M2A
BGA_0084_P080_140X120 COMMON
32
FBAD32
33
FBAD33
34
FBAD34
35
FBAD35
36
FBAD36
37
FBAD37
38
FBAD38
39
FBAD39
4
FBADQM4
4
FBADQS4
4
FBADQSN4
40
FBAD40
41
FBAD41
42
FBAD42
43
FBAD43
44
FBAD44
45
FBAD45
46
FBAD46
47
FBAD47
5
FBADQM5
5
FBADQS5
5
FBADQSN5
D9 D7 C8 B9 B1 C2 D3 D1
B3 B7 A8
C8 D1 B9 B1 D7 D9 D3 C2
B3 B7 A8
2/2
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
M502C
BGA_0084_P080_140X120 COMMON
2/2
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
M502A
BGA_0084_P080_140X120 COMMON
K7
1/2
RAS
L7
CAS
K3
WE
L8
CS
M8
A<0>
M3
A<1>
M7
A<2>
N2
A<3>
N8
A<4>
N3
A<5>
N7
A<6>
P2
A<7>
P8
A<8>
P3
A<9>
M2
A<10>
P7
A<11>
R2
A<12>
R8
NC/A<13>
R3
NC/A<14>
R7
NC/A<15>
L2
BA<0>
L3
BA<1>
L1
NC/BA<2>
K2
CKE
J8
CLK
K8
CLK
K9
ODT
A2
NC
E2
NC
FBAD48
48 49 50 51 52 53 54 55
6
6
6
56 57 58 59 60 61 62 63
7
7
7
FBAD49 FBAD50 FBAD51 FBAD52 FBAD53 FBAD54 FBAD55
FBADQM6FBADQM[7..0] FBADQS6 FBADQSN6
FBAD56 FBAD57 FBAD58 FBAD59 FBAD60 FBAD61 FBAD62 FBAD63
FBADQM7 FBADQS7 FBADQSN7
G8 F9 G2 F1 H7 H9 H1 H3
F3 F7 E8
F1 H7 H9 H3 H1 G2 G8 F9
F3 F7 E8
VDD VDD VDD VDD VDD
VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ
VDDL
VSS VSS VSS VSS VSS
VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ
VSSL
Vref
M502B
BGA_0084_P080_140X120 COMMON
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
M2B
BGA_0084_P080_140X120 COMMON
DQ<0> DQ<1> DQ<2> DQ<3> DQ<4> DQ<5> DQ<6> DQ<7>
DQM DQS DQS
FBVDDQ
A1 E1 J9 M9 R1
A9 C1 C3 C7 C9 E9 G1 G3 G7 G9
J1
A3 E3 J3 N1
GND
P9 A7
B2 B8 D2 D8 E7 F2 F8 H2 H8
J7
J2
C68 .047UF
16V 10% X7R 0402 COMMON
GND
2/2
2/2
FBVDDQ
GND
FBVDDQ
GND
FBVDDQ
GND
FBVDDQ
GND
C512 .1UF
10V 10% X5R 0402 COMMON
C517 .1UF
10V 10% X5R 0402 COMMON
C520 .1UF
10V 10% X5R 0402 COMMON
C62 .1UF
10V 10% X5R 0402 COMMON
DIFF_PAIR
FBACLK1 100DIFF1 FBACLK1 100DIFF1
FBADQS4 100DIFF1 FBADQS4 100DIFF1 FBADQS5 100DIFF1 FBADQS5 100DIFF1 FBADQS6 100DIFF1 FBADQS6 100DIFF1 FBADQS7 100DIFF1 FBADQS7 100DIFF1
IMPEDANCECRITICAL
1
2
3
4
FBVDDQ
R501 0
5% 0402
FBACLK_C1
COMMON
C514 .01UF
16V 10% X7R 0402 COMMON
R503
FBACLK1*
3,5,5,5
IN
R50 487
1% 0402 COMMON
FBACLK1
3,5,5,5
IN
243
COMMON
0402
1%
R505
243
COMMON0402
1%
5
GND
ALL NVIDIA DESIGN SPECIFICAT IONS, R EFERENC E SPECIFIC ATION S, REFER ENCE BOAR DS, FILES, DRAWING S, DIAG NOST ICS, LIST S AND O THER DO CUMEN TS OR I NFO RMATIO N (T OGET HER AND SEPAR ATELY, 'MAT ERIALS') ARE BEING PROVIDED 'AS IS'. TH E MA T ER IA L S MA Y CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTI ES, EXPRESSED, IM PLIED, STAT UTO RY OR O THER WISE WITH R ESPECT TO THE MAT ERIALS O R O T H ER W ISE, AN D EXPRESSLY DISCLAIM S ALL
C GE
www.vinafix.vn
ASSEMBLY PAGE DETAI L
Place n ear signal transition area
FBVDDQ
FBVDDQ
C528 .01UF
25V 10% X7R 0402 COMMON
GND
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMO N & NO _STUFF ASSEMBLY NO TES AN D BO M N O T F I N AL Memory 1 st Bank 32..63
FBVDDQ
C501
C71
.01UF
.01UF
25V
25V
10%
10%
X7R
X7R
0402
0402 COMMON
GND
COMMON
GND
NVIDIA CORPORATION
2701 SAN TOMAS E XPR ESSWAY SANTA CL ARA, CA 95050, USA
NV_PN
600-10413-xxxx-000 A
NAMEIMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PU RPOSE, O R ARISIN G FR OM A CO URSE OF DEALING , TRAD E USAGE, T RADE PRACT ICE, O R INDUSTRY STANDARDS.
5
PAGEID
02-OCT-2006
DATE
HFDBA
Page 6
A B C D E F G H
Net Name
DACA, Slim DB15 Connector
1
R532 33
COMMON
0402
5%
R533 33
2
0402 COMMON
5%
5V
5V
C5 .1UF
16V 10% X7R 0603 COMMON
GND
F3V3
3
LB503 240R@100MHz
COMMON IND_SMD_0402
C620 1UF
6.3V 10% X5R 0402 COMMON
C619 1UF
6.3V 10% X5R 0402 COMMON
C611 4700PF
25V 10% X7R 0402 COMMON
C610 470PF
16V 10% X7R 0402 COMMON
0.053 Amps
C612 .1UF
10V 10% X5R 0402 COMMON
DACA_VREF
DACA_RSET
R526 124
1% 0402 COMMON
GND
4
G1C
BGA_0533_P080_230X230_G3_064B COMMON
3/12 DAC_A
AE2
DAC_A_VDD
AB4
DAC_A_VREF
AD3
DAC_A_RSET
I2CA_SCL
I2CA_SDA
DAC_A_HSYNC
DAC_A_VSYNC
DAC_A_RED
DAC_A_GREEN
DAC_A_BLUE
DAC_A_IDUMP
I2CA_SCL
D10
I2CA_SDA
E10
DACA_HSYNC
AD4
DACA_VSYNC
AC4
DACA_RED
AE1
DACA_GREEN
AD1
DACA_BLUE
AD2
U9
GND
R27 150
1% 0402 COMMON
GND
R26 150
1% 0402 COMMON
GND
U504C
10
8
SO14_I335X150
9
COMMON
7 14
GND
5V
U504D
13
11
SO14_I335X150
12
COMMON
7 14
GND
R569 150
1% 0402 COMMON
GND
R568 150
1% 0402 COMMON
GND
5V
R5655%15
0402 COMMON
AHB
R576 15
04025%COMMON
AVB
R1
2.2K
5% 0402 COMMON
R2
2.2K
5% 0402 COMMON
R5 33
0402
5%
R4
04025%COMMON
COMMON
33
5V
D5
SOT23
3
100V 100MA COMMON
1 2
GND
5V
D4
SOT23
3
100V 100MA COMMON
1 2
GND
L2 27nH
IND_SMD_0603COMMON
5V
D3
SOT23
3
100V 100MA COMMON
1 2
GND
L1
IND_SMD_0603COMMON
5V
D2
SOT23
3
100V 100MA COMMON
1 2
GND
L507 27nH
C674 22PF
50V 5% C0G 0402 COMMON
GND
L506 27nH
C673 22PF
50V 5% C0G 0402 COMMON
GND
27nH
IND_SMD_0603COMMON
IND_SMD_0603COMMON
GND
GND
I2CA_SCL_C
I2CA_SDA_C
DACA_HSYNC_C
DACA_VSYNC_ C
DACA_RED_F
C681 22PF
50V 5% C0G 0402 COMMON
DACA_GREEN_F
C680 22PF
50V 5% C0G 0402 COMMON
DACA_VREF
IN
DACA_RSET
IN
DACA_HSYNC
IN
DACA_VSYNC
IN
DACA_HSYNC_C
6,9
IN
DACA_VSYNC_ C
6,9
IN
DACA_RED
IN
DACA_GREEN
IN
DACA_BLUE
IN
DACA_RED_F
6,9
IN
DACA_GREEN_F
6,9
IN
DACA_BLUE_F
6,9
IN
9
OUT
9
OUT
6,9
OUT
6,9
OUT
6,9
OUT
6,9
OUT
6,9
OUT
SNN_A_ID2
DDC_5V
MIN_LINE_WIDTH
12MIL 12MIL
CRITICAL IMPEDANCE
2 50OHM 2 50OHM
2 50OHM 2 50OHM
1 56OHM 1 56OHM 1 56OHM
1 56OHM 1 56OHM 1 56OHM
1
2
3
J1
CON_DSUB_015_TH_RA_F_HD_L068_B
1617
COMMON
SHIELD
GND-R
6
R
1
GND-G
7
G
2
GND_B
8
B
3
5V
9
ID2
4
GND
10
GND
5
SHIELD
1611
ID0
SNN_A_ID0
11
SDA
12
HSYNC
13
VSYNC
14
SCL
15
15105
4
GND
5
ALL NVIDIA DESIGN SPECIFICAT IONS, R EFERENC E SPECIFIC ATION S, REFER ENCE BOAR DS, FILES, DRAWING S, DIAG NOST ICS, LIST S AND O THER DO CUMEN TS OR I NFO RMATIO N (T OGET HER AND SEPAR ATELY, 'MAT ERIALS') ARE BEING PROVIDED 'AS IS'. TH E MA T ER IA L S MA Y CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTI ES, EXPRESSED, IM PLIED, STAT UTO RY OR O THER WISE WITH R ESPECT TO THE MAT ERIALS O R O T H ER W ISE, AN D EXPRESSLY DISCLAIM S ALL
C GE
www.vinafix.vn
L505 27nH
R25
R567
150
150
1%
1%
0402
0402
COMMON
COMMON
GND
GND
ASSEMBLY PAGE DETAI L
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMO N & NO _STUFF ASSEMBLY NO TES AN D BO M N O T F I N AL DACA, Slim DB15 Connector
C672 22PF
50V 5% C0G 0402 COMMON
GND
IND_SMD_0603COMMON
DACA_BLUE_F
C679 22PF
50V 5% C0G 0402 COMMON
GND
NVIDIA CORPORATION
2701 SAN TOMAS E XPR ESSWAY SANTA CL ARA, CA 95050, USA
NV_PN
600-10413-xxxx-000 A
NAMEIMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PU RPOSE, O R ARISIN G FR OM A CO URSE OF DEALING , TRAD E USAGE, T RADE PRACT ICE, O R INDUSTRY STANDARDS.
PAGEID
02-OCT-2006
DATE
HFDBA
5
Page 7
A B C D E F G H
DACB, MUX, 2x6 Header
1
2
F3V3
3
LB502 240R@100MHz
COMMON IND_SMD_0402
C599 1UF
6.3V 10% X5R 0402 COMMON
C598 1UF
6.3V 10% X5R 0402 COMMON
C600 4700PF
25V 10% X7R 0402 COMMON
C601 470PF
16V 10% X7R 0402 COMMON
0.150 Amps
C595 .1UF
10V 10% X5R 0402 COMMON
DACB_VREF
DACB_RSET
R523 124
1% 0402 COMMON
GND
4
SEL_2ND_DEV
12
IN
F3V3
R564 10K
5% 0402 COMMON
R566 10K
5% 0402 COMMON
5
ALL NVIDIA DESIGN SPECIFICAT IONS, R EFERENC E SPECIFIC ATION S, REFER ENCE BOAR DS, FILES, DRAWING S, DIAG NOST ICS, LIST S AND O THER DO CUMEN TS OR I NFO RMATIO N (T OGET HER AND SEPAR ATELY, 'MAT ERIALS') ARE BEING PROVIDED 'AS IS'. TH E MA T ER IA L S MA Y CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTI ES, EXPRESSED, IM PLIED, STAT UTO RY OR O THER WISE WITH R ESPECT TO THE MAT ERIALS O R O T H ER W ISE, AN D EXPRESSLY DISCLAIM S ALL
GND
U505A
XSOP16_PI025_049X040 COMMON
XSOP16_SECT
VCC
1
SEL
EN
GND
GND GND GND
G1D
BGA_0533_P080_230X230_G3_064B COMMON
E7 D6
F8
4/12 DAC_B
DAC_B_VDD
DAC_B_VREF
DAC_B_RSET
I2CB_SDA
DAC_B_HSYNC
DAC_B_VSYNC
DAC_B_CSYNC
DAC_B_RED
DAC_B_GREEN
DAC_B_BLUE
DAC_B_IDUMP
I2CB_SCL
I2CB_SCL
F9
I2CB_SDA
F10
DACB_HSYNC
E6
DACB_VSYNC
F5
SNN_DACB_CSYNC
F7
DACB_RED
F4
DACB_GREEN
E4
DACB_BLUE
D5
L9
GND
5V
LB509 240R@100MHz
COMMON IND_SMD_0402
16
C678 .1UF
10V
815
10% X5R 0402 COMMON
12
OUT
LOAD_TEST
F3V3
R22 100K
5% 0402 COMMON
C4 .01UF
25V 10% X7R 0402 COMMON
GND
C GE
Net Name
DACB_VREF
IN
DACB_RSET
IN
DACB_HSYNC
IN
DACB_VSYNC
IN
DACB_HSYNC_C
7
IN
DACB_VSYNC_ C
7
IN
DACB_RED
IN
DACB_GREEN
IN
DACB_BLUE
IN
DACB_RED_SW_F
IN
DACB_GREEN_SW_F
IN
DACB_BLUE_SW_F
IN
DACB_RED_SW
IN
DACB_GREEN_SW
IN
DACB_BLUE_SW
R531 33
COMMON0402
R530 33
4 5
GND
1 2
5%
COMMON0402
5%
5V
U504B
6
SO14_I335X150 COMMON
7 14
5V
U504A
3
SO14_I335X150 COMMON
7 14
5V
R570 15
04025%COMMON
BHB
R582 15
04025%COMMON
BVB
R583
2.2K
5% 0402 COMMON
R584
2.2K
5% 0402 COMMON
R6 33
04025%COMMON
R3 33
0402 COMMON
5%
GND
R574
0
COMMON
0402
COMMON
COMMON
COMMON
U505D
XSOP 16_PI025_049X040
XSOP16_SECT
U505C
XSOP 16_PI025_049X040
XSOP16_SECT
U505B
XSOP 16_PI025_049X040
XSOP16_SECT
9
R579 0
R578 0
7
R5735%0
12
R575 0
4
R572 0
5%
Y
04025%COMMON
04025%COMMON
Y
0402 COMMON
U505E
XSOP 16_PI025_049X040
COMMON
XSOP16_SECT
Y
04025%COMMON
Y
04025%COMMON
I0
11
C_MUX
I1
10
I0
5
CVBS_Y_MUX
I1
6
LOAD_VIDEO
I0
14
LOAD_VGA
I1
13
I0
2
CVBS_PB_MUX
I1
3
R518
R562
150
150
1%
1%
0402
0402
COMMON
COMMON
GND
GND
R517
R561
150
150
1%
1%
0402
0402
COMMON
COMMON
GND
GND
R521
R560
150
150
1%
1%
0402
0402
COMMON
COMMON
GND
GND
ASSEMBLY PAGE DETAI L
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMO N & NO _STUFF ASSEMBLY NO TES AN D BO M N O T F I N AL DACB, MU X, 2x6 Header
R571 10K
5% 0402 COMMON
R577 10K
5% 0402 COMMON
5V
D6
SOT23
3
100V 100MA COMMON
1 2
GND
5V
D1
SOT23
3
100V 100MA COMMON
1 2
GND
L502 27nH
COMMONIND_SMD_0603
5V
D7
SOT23
3
100V 100MA COMMON
1 2
GND
L504 27nH
IND_SMD_0603COMMON
5V
D501
SOT23
3
100V 100MA COMMON
1 2
GND
DACB_RED_SW
OUT
DACB_GREEN_SW
OUT
R563 10K
5% 0402 COMMON
DACB_BLUE_SW
OUT
8,8
8,8
8,8
L508 27nH
C676 22PF
50V 5% C0G 0402 COMMON
GND
L503 27nH
C670 22PF
50V 5% C0G 0402 COMMON
GND
L501 27nH
C667 22PF
50V 5% C0G 0402 COMMON
GND
I2CB_SCL_C
I2CB_SDA_C
DACB_HSYNC_C
DACB_VSYNC_ C
DACB_RED_SW_F
COMMONIND_SMD_0603
C675 22PF
50V 5% C0G 0402 COMMON
GND
DACB_GREEN_SW_F
COMMONIND_SMD_0603
C669 22PF
50V 5% C0G 0402 COMMON
GND
DACB_BLUE_SW_F
COMMONIND_SMD_0603
C665 22PF
50V 5% C0G 0402 COMMON
GND
IN
7
OUT
7
OUT
12MIL 12MIL
J4
DDC_5V
MALE
2.54MM 0 NO CON_HDR_002X006_TH_ST_M_PI100 COMMON
1 2 3 4 5 6 7 8 9 10
11 12
GND
NVIDIA CORPORATION
2701 SAN TOMAS E XPR ESSWAY SANTA CL ARA, CA 95050, USA
NV_PN
600-10413-xxxx-000 A
NAMEIMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PU RPOSE, O R ARISIN G FR OM A CO URSE OF DEALING , TRAD E USAGE, T RADE PRACT ICE, O R INDUSTRY STANDARDS.
2 50OHM 2 50OHM
2 50OHM 2 50OHM
1 56OHM 1 56OHM 1 56OHM
1 56OHM 1 56OHM 1 56OHM
1 56OHM 1 56OHM 1 56OHM
PAGEID DATE
HFDBA
IMPEDANCECRITICALMIN_LINE_WIDTH
1
2
3
4
5
02-OCT-2006
www.vinafix.vn
Page 8
A B C D E F G H
Net Name
C_MUX
MiniDIN Connector
7,8
IN
CVBS_Y_MUX
7,8
IN
CVBS_PB_MUX
7,8
IN
COUT
IN
CVBS_OUT
IN
PB_OUT
IN
1
1 56OHM 1 56OHM 1 56OHM 1 56OHM 1 56OHM 1 56OHM
IMPEDANCECRITICAL
1
2
L5 0.56uH
COMMONIND_SMD_0603
CVBS_Y_MUX
7,8
IN
CVBS_PB_MUX
7,8
IN
3
C_MUX
7,8
IN
4
C8 8.2PF
0603
50V
C10 82PF
50V 5% C0G 0402 COMMON
GND
L3 0.56uH
IND_SMD_0603COMMON
C6 8.2PF
0603
C9 82PF
50V 5% C0G 0402 COMMON
GND
L4 0.56uH
IND_SMD_0603COMMON
C7 8.2PF
C11 82PF
50V 5% C0G 0402 COMMON
GND
+/-0.5PF NPO COMMON
50V +/-0.5PF NPO COMMON
50V0603 +/-0.5PF NPO COMMON
C3 82PF
50V 5% C0G 0402 COMMON
GND
C1 82PF
50V 5% C0G 0402 COMMON
GND
SNN_TV_NC1
PB_OUT
COUT
C2 82PF
50V 5% C0G 0402 COMMON
GND
J2
CON_MINIDIN_007_TH_RA_F_SH_B COMMON
7P_COMP_10P
NC
7
Pb out
out
out out
8910
NC
SNN_TV_NC2
56
Y/CVBSC/Pr
CVBS_OUT
34
GNDGND
12
GND
AV_OUT
3
2
4
CVBS_OUT
1
2
3
4
JACK+RCA-D3-SB-YL
5
ALL NVIDIA DESIGN SPECIFICAT IONS, R EFERENC E SPECIFIC ATION S, REFER ENCE BOAR DS, FILES, DRAWING S, DIAG NOST ICS, LIST S AND O THER DO CUMEN TS OR I NFO RMATIO N (T OGET HER AND SEPAR ATELY, 'MAT ERIALS') ARE BEING PROVIDED 'AS IS'. TH E MA T ER IA L S MA Y CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTI ES, EXPRESSED, IM PLIED, STAT UTO RY OR O THER WISE WITH R ESPECT TO THE MAT ERIALS O R O T H ER W ISE, AN D EXPRESSLY DISCLAIM S ALL
C GE
www.vinafix.vn
ASSEMBLY PAGE DETAI L
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMO N & NO _STUFF ASSEMBLY NO TES AN D BO M N O T F I N AL MiniDIN Connector
NVIDIA CORPORATION
2701 SAN TOMAS E XPR ESSWAY SANTA CL ARA, CA 95050, USA
NV_PN
600-10413-xxxx-000 A
NAMEIMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PU RPOSE, O R ARISIN G FR OM A CO URSE OF DEALING , TRAD E USAGE, T RADE PRACT ICE, O R INDUSTRY STANDARDS.
5
PAGEID
02-OCT-2006
DATE
HFDBA
Page 9
TMDS Interface
1
2
3
IFP_AB_VDD_IN
4
TMDS Backdrive Prevention
A B C D E F G H
Net Name
ATXC
IN
ATXC*
IN
ATXD0
IN
ATXD0*
IN
ATXD1
IN
ATXD1*
IN
ATXD2
IN
ATXD2*
IN
Net Name
IFP_ABPLLVDD
IN
IFP_ABVDD
IN
IFP_ABVDD_IN
IN
ATXC 100DIFF1 ATXC 100DIFF1 ATXD0 100DIFF1 ATXD0 100DIFF1 ATXD1 100DIFF1 ATXD1 100DIFF1 ATXD2 100DIFF1 ATXD2 100DIFF1
MIN_LINE_WIDTH
FOR EMI
SNN_A_TX3* SNN_A_TX3 SNN_A_TX4* SNN_A_TX4 SNN_A_TX5*
SNN_A_TX5 I2CA_SCL_C I2CA_SDA_C
DACA_VSYNC_ C
HPD
DACA_RED_F
DACA_GREEN_F
DACA_BLUE_F
DACA_HSYNC_C
DDC_5V
25
SHIELD1 SHIELD2
26
SHIELD3
27
SHIELD4
28
TX0-
17
TX0+
18
TX1-
9
TX1+
10
TX2-
1
TX2+
2
SHLD24
3
SHLD13
11
SHLD05
19
TX3-
12
TX3+
13
TX4-
4
TX4+
5
TX5-
20
TX5+
21
DDCC
6
DDCD
7
VDDC
14
GND
15
SHLDC
22
TXC-
24
TXC+
23
VSYNC
8
HPD
16
R
C1
G
C2
B
C3
AGND1
C5
AGND2
C5A
HSYNC
C4
SHIELD5
29
SHIELD6
30
SHIELD7
31
SHIELD8
32
GND
COMMON
R71
0402 5%0COMMON
43
G1F
BGA_0533_P080_230X230_G3_064B COMMON
5/12 IFP_AB
N6
IFP_AB_VPRO BE
V5 U6
V6
W4 Y4
IFP_AB_PLL_VDD IFP_AB_RSET
IFP_AB_PLL_GND
IFP_A_IO_VD D
IFP_B_IO_VD D
A
DATA
B
GND
A
CLOCK
B
IFP_A_TXD 0 IFP_A_TXD 0
IFP_A_TXD 1 IFP_A_TXD 1
IFP_A_TXD 2 IFP_A_TXD 2
IFP_A_TXD 3 IFP_A_TXD 3
IFP_B_TXD 4 IFP_B_TXD 4
IFP_B_TXD 5 IFP_B_TXD 5
IFP_B_TXD 6 IFP_B_TXD 6
IFP_B_TXD 7 IFP_B_TXD 7
IFP_A_TXC IFP_A_TXC
IFP_B_TXC IFP_B_TXC
ATXD0*
N5
ATXD0
N4
ATXD1*
R4
ATXD1
R5
ATXD2*
T6
ATXD2
T5
SNN_ATXD3*
P6
SNN_ATXD3
R6
SNN_BTXD4*
W2
SNN_BTXD4
W3
SNN_BTXD5*
AA3
SNN_BTXD5
AA2
SNN_BTXD6*
AA1
SNN_BTXD6
AB1
SNN_BTXD7*
AB2
SNN_BTXD7
AB3
ATXC*
U4
ATXC
T4
SNN_BTXC*
W6
SNN_BTXC
W5
12
FBVDDQ
GND
GND
LB4
IND_SMD_0402COMMON
C51
4.7UF
6.3V 10% X5R 0805 COMMON
LB507
IND_SMD_0603COMMON
C641
4.7UF
6.3V 10% X5R 0805 COMMON
220R@100MHz
180R@100MHz
IFP_PLLVDD
LB505 220R@100MHz
COMMON IND_SMD_0402
C634 1UF
6.3V 10% X5R 0402 COMMON
C52
4.7UF
6.3V 10% X5R 0805 COMMON
C629 1UF
6.3V 10% X5R 0402 COMMON
C618 1UF
6.3V 10% X5R 0402 COMMON
C622 4700PF
25V 10% X7R 0402 COMMON
C614 1UF
6.3V 10% X5R 0402 COMMON
0.032 Amps
C604 220PF
50V 5% C0G 0402 COMMON
0.145 Amps
C608 4700PF
25V 10% X7R 0402 COMMON
IFP_ABVPROBE
TP510
IFP_ABPLLVDD IFP_ABRSET
R515 1K
1% 0402 COMMON
IFP_ABVDD
C597 220PF
50V 5% C0G 0402 COMMON
F3V3
1G1D1S
3
R534
0
5%
0402
D
Q6
SOT23
G
BACKDRIVE_TH
1
COMMON
S
-20V
2
-3A@25C
0.125R MAX
-12A
1W@25C
+/-12V
R536
10K
0402
5%
COMMON
SOT23
COMMON
FBVDDQ
1G1D1S
3
D
Q5
G
1
S
2
60V
0.115A
7.5R
0.8A
0.2W 20V
R535 10K
5% 0402 COMMON
GND
SNN_IFP_CVPROBE
IFP_CPLLVDD IFP_CRSET
R520
R529
1K
1K
5%
5%
0402
0402
COMMON
COMMON
GND
G1E
BGA_0533_P080_230X230_G3_064B COMMON
12/12 IFPC
M5
IFPC_VPROBE
M4
IFPC_PLL_VDD
J3
IFPC_RSET
M6
IFPC_PLL_GND
L4
IFPC_IO_VDD
DATA
CLOCK
IFPC_TXD0 IFPC_TXD0
IFPC_TXD1 IFPC_TXD1
IFPC_TXD2 IFPC_TXD2
IFPC_TXC IFPC_TXC
SNN_IFPC_TXD0*
R1
SNN_IFPC_TXD0
T1
SNN_IFPC_TXD1*
T2
SNN_IFPC_TXD1
T3
SNN_IFPC_TXD2*
V3
SNN_IFPC_TXD2
V2
SNN_IFPC_TXC*
W1
SNN_IFPC_TXC
V1
Hotplug Detectio n
X_90ohm_0603
X_90ohm_0603
X_90ohm_0603
X_90ohm_0603
DVI_HPD
OUT
R580 10K
5% 0402 COMMON
GND
COMMON
COMMON
COMMON
COMMON
L11
L12
L13
L14
3
12
R72
0402 5%0COMMON
R73
0402 5%0COMMON
12
R74
0402 5%0COMMON
R75
0402 5%0COMMON
12
R76
0402 5%0COMMON
R77
0402 5%0COMMON
12
R78
0402 5%0COMMON
R581
F3V3
D502
SOT23 100V 100MA COMMON
1 2
GND
43
43
43
1K LB508
DVI_HPD_F
0402 COMMON
5%
R61
300
0402 5% COMMON
R62
300
0402 5% COMMON
6
IN
6
R63
300
0402 5% COMMON
R64
300
0402 5% COMMON
180R@100MHz
IND_SMD_0603COMMON
F3V3
C671 .1UF
16V 10% X7R 0603 COMMON
IN
6,6
IN
6,6
IN
6,6
IN
6,6
IN
6,6
IN
C677 220PF
50V 5% C0G 0402 COMMON
GND
GND
GND
IMPEDANCECRITICALDIFF_PAIR
VOLTAGE
3.3V16MIL
3.3V16MIL
3.3V16MIL
J3
1
917
DVI_I_(SLIM_)SHLD_MOLEX MULTI_CON_DVII_030 COMMON
816
24
C1
C3
C5A
C5
C2
C4
1
2
3
4
5
ALL NVIDIA DESIGN SPECIFICAT IONS, R EFERENC E SPECIFIC ATION S, REFER ENCE BOAR DS, FILES, DRAWING S, DIAG NOST ICS, LIST S AND O THER DO CUMEN TS OR I NFO RMATIO N (T OGET HER AND SEPAR ATELY, 'MAT ERIALS') ARE BEING PROVIDED 'AS IS'. TH E MA T ER IA L S MA Y CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTI ES, EXPRESSED, IM PLIED, STAT UTO RY OR O THER WISE WITH R ESPECT TO THE MAT ERIALS O R O T H ER W ISE, AN D EXPRESSLY DISCLAIM S ALL
C GE
www.vinafix.vn
ASSEMBLY PAGE DETAI L
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMO N & NO _STUFF ASSEMBLY NO TES AN D BO M N O T F I N AL TMDS Interface
NVIDIA CORPORATION
2701 SAN TOMAS E XPR ESSWAY SANTA CL ARA, CA 95050, USA
NV_PN
600-10413-xxxx-000 A
NAMEIMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PU RPOSE, O R ARISIN G FR OM A CO URSE OF DEALING , TRAD E USAGE, T RADE PRACT ICE, O R INDUSTRY STANDARDS.
5
PAGEID
02-OCT-2006
DATE
HFDBA
Page 10
A B C D E F G H
MIOA, MIOB Interface
GND
G1I
BGA_0533_P080_230X230_G3_064B COMMON
11/12 _GND_
B2
GND
E2
GND
H2
GND
L2
GND
P2
GND
U2
GND
Y2
GND
AC2
GND
AF2
GND
AF3
GND
B5
GND
E5
GND
L5
GND
P5
GND
U5
GND
Y5
GND
AC5
GND
H6
GND
AF6
GND
B8
GND
E8
GND
AD8
GND
K9
GND
P9
GND
V9
GND
AD9
GND
AF9
GND
B11
GND
E11
GND
L11
GND
P11
GND
U11
GND
AD11
GND
N12
GND
P12
GND
R12
GND
AD12
GND
AF12
GND
N13
GND
P13
GND
R13
GND
B14
GND
E14
GND
J14
GND
L14
GND
N14
GND
P14
GND
R14
GND
U14
GND
W14
GND
AC14
GND
AD14
GND
N15
GND
P15
GND
R15
GND
AF15
GND
N16
GND
P16
GND
R16
GND
AD16
GND
B17
GND
E17
GND
L17
GND
P17
GND
U17
GND
AD17
GND
AF18
GND
K19
GND
P19
GND
V19
GND
AD19
GND
B20
GND
E20
GND
AD20
GND
AF21
GND
B23
GND
E23
GND
H23
GND
L23
GND
P23
GND
U23
GND
Y23
GND
AC23
GND
AF24
GND
B26
GND
E26
GND
H26
GND
L26
GND
P26
GND
U26
GND
Y26
GND
AC26
GND
AF26
GND
1
2
3
4
1
G1H
BGA_0533_P080_230X230_G3_064B
0.010 Amps
0.010 Amps
COMMON
9/12 MIO_B
K5
MIO_B_ VDDQ
K6
MIO_B_ VDDQ
L6
MIO_B_ VDDQ
J5
MIO_B_ CAL_PD_VDDQ
M3
MIO_B_CAL_PU_GN D
J4
MIO_B_VREF
G1G
BGA_0533_P080_230X230_G3_064B COMMON
8/12 MIO_A
F6
MIO_A_ VDDQ
G6
MIO_A_ VDDQ
J6
MIO_A_ VDDQ
MIO_B_D0 MIO_B_D1 MIO_B_D2 MIO_B_D3 MIO_B_D4 MIO_B_D5 MIO_B_D6 MIO_B_D7 MIO_B_D8
MIO_B_D9 MIO_B_D10 MIO_B_D11
MIO_B_VSYNC
MIO_B_HSYNC
MIO_B_DE
MIO_B_CTL3
MIO_B_CLKOUT MIO_B_CLKOUT
MIO_B_CLKIN
MIO_A_D0
MIO_A_D1
MIO_A_D2
MIO_A_D3
MIO_A_D4
MIO_A_D5
MIO_A_D6
MIO_A_D7
MIO_A_D8
MIO_A_D9 MIO_A_D10
MIO_A_HSYNC
MIOB_D0
G2
MIOB_D1
G3
SNN_MIOB_D2
J2
SNN_MIOB_D3
J1
SNN_MIOB_D4
K4
SNN_MIOB_D5
K1
SNN_MIOB_D6
M2
SNN_MIOB_D7
M1
MIOB_D8
N1
MIOB_D9
N2
SNN_MIOB_D10
N3
MIOB_D11
R3
SNN_MIOB_VSYNC
F1
SNN_MIOB_HSYNC
G4
SNN_MIOB_DE
G1
MIOB_CTL3
F2
SNN_MIOB_CLKOUT
K2
SNN_MIOB_CLKOUT*
K3
MIOB_CLKIN
R2
SNN_MIOA_D0
A2
SNN_MIOA_D1
B3
MIOA_D2
A3
SNN_MIOA_D3
D4
SNN_MIOA_D4
A4
SNN_MIOA_D5
B4
SNN_MIOA_D6
B6
SNN_MIOA_D7
P4
SNN_MIOA_D8
C6
SNN_MIOA_D<9>
G5
SNN_MIOA_D<10>
V4
SNN_MIOA_HSYNC
C4
11
IN
11
IN
11
IN
11
IN
11
IN
11
IN
R29 10K
5% 0402 COMMON
GND
11
IN
F3V3
C602 1UF
6.3V 10% X5R 0402 COMMON
GND
2
SNN_MIOB_CAL_PD_VDDQ
SNN_MIOB_CAL_PU_GND
SNN_MIOB_VREF
3
F3V3
C616 .1UF
10V 10% X5R 0402 COMMON
GND
4
5
ALL NVIDIA DESIGN SPECIFICAT IONS, R EFERENC E SPECIFIC ATION S, REFER ENCE BOAR DS, FILES, DRAWING S, DIAG NOST ICS, LIST S AND O THER DO CUMEN TS OR I NFO RMATIO N (T OGET HER AND SEPAR ATELY, 'MAT ERIALS') ARE BEING PROVIDED 'AS IS'. TH E MA T ER IA L S MA Y CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTI ES, EXPRESSED, IM PLIED, STAT UTO RY OR O THER WISE WITH R ESPECT TO THE MAT ERIALS O R O T H ER W ISE, AN D EXPRESSLY DISCLAIM S ALL
C GE
www.vinafix.vn
ASSEMBLY PAGE DETAI L
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMO N & NO _STUFF ASSEMBLY NO TES AN D BO M N O T F I N AL MIOA, MIOB Interface
NVIDIA CORPORATION
2701 SAN TOMAS E XPR ESSWAY SANTA CL ARA, CA 95050, USA
NV_PN
600-10413-xxxx-000 A
NAMEIMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PU RPOSE, O R ARISIN G FR OM A CO URSE OF DEALING , TRAD E USAGE, T RADE PRACT ICE, O R INDUSTRY STANDARDS.
5
PAGEID
02-OCT-2006
DATE
HFDBA
Page 11
A B C D E F G H
Straps, Mechanical Parts
1
G86 Straps
F3V3
Bit Signal
01:
MIOB_D0 MIOB_D0
10
OUT
MIOB_D1 MIOB_D1
10
OUT
MIOB_D8 MIOB_D8
10
OUT
MIOB_D9 MIOB_D9
10
OUT
R28 10K
0402
5%
R18 10K
0402
5%
R31 10K
0402
5%
R20 10K
0402 COMMON
5%
COMMON
COMMON
COMMON
R23 10K
5%
R17 10K
04025%COMMON
R30 10K
5%
R19 10K
0402 COMMON
5%
COMMON0402
COMMON0402
2
R21
MIOB_D11 MIOB_D11
10
OUT
MIOB_CTL3 MIOB_CTL3
10
OUT
2K
COMMON
0402
5%
R24 2K
04025%COMMON
3
MIOA_D2 MIOA_D2
10
OUT
R525 2K
0402 COMMON
5%
R524 2K
0402
5%
COMMON
4
SUB_VENDOR
02:
RAM_CFG_0
03:
RAM_CFG_1
04:
RAM_CFG_2
05:
RAM_CFG_3
06:
CRYSTAL
07:
TV_MODE_0
08:
TV_MODE_1
09:
TV_MODE_2
10:
PCI_DEVID_0
11:
PCI_DEVID_1
PCI_DEVID_2
12:
PCI_DEVID_3
13:
PCI_DEVID_4
PEX_PLL_EN_TERM100
17:
3GIO_PADCFG_LUT_ADR_0
18:
3GIO_PADCFG_LUT_ADR_1
19:
3GIO_PADCFG_LUT_ADR_2
20:
3GIO_PADCFG_LUT_ADR_3
21:
ROMTYPE_0
22:
ROMTYPE_1
23:
USER_024:
25: USER_1
USER_2
26:
USER_327:
MIO_EN_33V_0
12:
MIO_EN_33V_1
13:
SLOT_CLK_CFG
15:
PCI_IOBAR
16:
BAR2_SIZE
23:
Values
0 NO_BIOS 1 BIOS
16Mx16 DDR2 64bit Elpida
0000
16Mx16 DDR2 64bit Samsung, Mi cron
0001
16Mx16 DDR2 64bit Infineon
0010
16Mx16 DDR2 64bit Hynix
0011
32Mx16 DDR2 64bit Elpida
0100
32Mx16 DDR2 64bit Samsung
0101
32Mx16 DDR2 64bit Infineon
0110
32Mx16 DDR2 64bit Hynix
0111
0 27000K 1 14318K
000 NTSC_M 001 NTSC_J 010 PAL_M 011 PAL_N 100 PAL_CN 101 PAL_BDGHI 110 RESERVED0 111 RESERVED1
0010 (G86-200-A1: 0X0422) 0001 (G78-300-A1: 0X04C1)
G96 Strap
0 EN 1 DIS
0000 DSKTOP_DEFAULT 0001 MOBILE_DEFAULT 0010 MOBILE_NTHRS_LLAMP 0011 MOBILE_NTHRS_LAMP 0100 MOBILE_NTHRS_HAMP 0101 MOBILE_NTHRS_HHAMP 0110 MOBILE_NTHRS_HHHAMP 0111 MOBILE_NTHRS_HHHHAMP
00 PARALLEL 01 SERIAL_AT25F 10 SERIAL_SST45VF 11 RESERVED
0000 DEFAULT
0 DISABLED 1 ENABLED
0 DISABLED 1 ENABLED
0 DISABLED 1 ENABLED
0 DISABLED 1 ENABLED
0 32MB 1 16MB
RFU
1000
RFU
1001
RFU
1010
RFU
1011
RFU
1100
RFU
1101
RFU
1110
RFU
1111
1000 DSKTOP_HTHRS 1001 MOBILE_HTHRS_NAMP 1010 MOBILE_HTHRS_LLAMP 1011 MOBILE_HTHRS_LAMP 1100 MOBILE_HTHRS_HAMP 1101 MOBILE_HTHRS_HHAMP
1111 MOBILE_HTHRS_HHHHAMP
Pin Name
MIOBD0
MIOBD1
MIOBD8
MIOBD2
MIOAD7
MIOAD10
MIOBD6
MIOBD4
MIOBD5
MIOBD3
MIOBD11
MIOBCTL3
MIOAD0
MIOAD8
MIOB_HSYNC
MIOBD10
MIOB_VSYNC
MIOAD2
MIOAD3
MIOAD4
MIOAD5
ROM_SI
ROM_SCLK
MIOA_HSYNC
MIOB_DE
GND
G78 Straps
Bit Signal
01: SUB_VENDORMIOAD1
RAM_CFG_0
02:
RAM_CFG_1
03:
04:
RAM_CFG_2
RAM_CFG_3
05:MIOBD9
CRYSTAL
06:
07:
TV_MODE_0
TV_MODE_108:
CRYSTAL_1
22:
PCI_DEVID_0
12:
PCI_DEVID_1
13:
PCI_DEVID_2
20:
PCI_DEVID_3
21:
PCI_DEVID_4
PEX_PLL_EN_TERM100
11:
3GIO_PADCFG_LUT_ADR_0
12:MIOAD6
13:
3GIO_PADCFG_LUT_ADR_1
3GIO_PADCFG_LUT_ADR_214:MIOAD91110 MOBILE_HTHRS_HHHAMP
SLOT_CLK_CFG
16:
ROMTYPE_0
29:
ROMTYPE_1
30:
16: USER_0
17:
USER_1
18:
USER_2
19:
USER_3
25:
BR
MOBILE_GPIO15:MIOBD7
Values
0 NO_BIOS 1 BIOS
16Mx16 DDR2 64bit Elpida
0000
16Mx16 DDR2 64bit Samsung, Mi cron
0001
16Mx16 DDR2 64bit Infineon
0010
16Mx16 DDR2 64bit Hyni x
0011
32Mx16 DDR2 64bit Elpida
0100
32Mx16 DDR2 64bit Samsung
0101
32Mx16 DDR2 64bit Infineon
0110
32Mx16 DDR2 64bit Hyni x
0111
0 27000K OR 13500K 1 14318K OR UNKWN
00 SECAM 01 NTSC 10 PAL 11 CRT
0 13500K OR 14318K 1 27000K OR UNKWN
TBD (G78: 0X????)
0 EN 1 DIS
000 DEFAULT 001 MOBILE 010 MOBILE_LPWR 011 MOBILE_LOWEST_PWR 100 MOBILE_LTHR 101 MOBILE_HTHR 110 MOBILE_LTHR_LPWR 111 MOBILE_HTHR_LPWR
0 PULLDN 1 INIT
00 PARALLEL 01 SERIAL_AT25F 10 SERIAL_SST45VF 11 LPC
0000 DEFAULT
0 ENABLED 1 DISABLED
0 PULLDN 1 FLOAT
1000
16Mx16 DDR2 32bit Elpida
1001
16Mx16 DDR2 32bit Samsung, Mi cron 16Mx16 DDR2 32bit Infineon
1010
16Mx16 DDR2 32bit Hynix
1011
32Mx16 DDR2 32bit Elpida
1100
32Mx16 DDR2 32bit Samsung
1101
32Mx16 DDR2 32bit Infineon
1110
32Mx16 DDR2 32bit Hynix
1111
MEC2
HSA_GPU_TM31-1LP_T_AL_1_V1 COMMON
COOLING SOLUTION
No connected mounting pins
BKT1
BRKT_LP_1TAB_1_DVI_DB15S_2_MDIN COMMON
1
GND
MECH. MOUNTING
TOP
FOR EMI
FOR EMI
FOR EMI
1
1
1
U515
E23_1P
U516
E23_1P
U517
E23_1P
MEC1
HSP_GPU_HS116_T_AL_1 COMMON
COOLING SOLUTION
No connected mounting pins
MEC8
MEC_CABLE
COMMON
MEC7
MEC_SCREW_PH1 COMMON
MEC5
MEC_SCREW_HEX_JACK COMMON
MEC6
MEC_SCREW_HEX_JACK COMMON
MEC3
MEC_SCREW_HEX_JACK COMMON
MEC4
MEC_SCREW_HEX_JACK COMMON
1
FOR EMI
U518
1
1
1
FOR EMI
1
1
E23_1P
U519
1
E23_1P
1
2
3
4
5
ALL NVIDIA DESIGN SPECIFICAT IONS, R EFERENC E SPECIFIC ATION S, REFER ENCE BOAR DS, FILES, DRAWING S, DIAG NOST ICS, LIST S AND O THER DO CUMEN TS OR I NFO RMATIO N (T OGET HER AND SEPAR ATELY, 'MAT ERIALS') ARE BEING PROVIDED 'AS IS'. TH E MA T ER IA L S MA Y CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTI ES, EXPRESSED, IM PLIED, STAT UTO RY OR O THER WISE WITH R ESPECT TO THE MAT ERIALS O R O T H ER W ISE, AN D EXPRESSLY DISCLAIM S ALL
C GE
www.vinafix.vn
ASSEMBLY PAGE DETAI L
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMO N & NO _STUFF ASSEMBLY NO TES AN D BO M N O T F I N AL Straps, Mechanical Parts
NVIDIA CORPORATION
2701 SAN TOMAS E XPR ESSWAY SANTA CL ARA, CA 95050, USA
NV_PN
600-10413-xxxx-000 A
NAMEIMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PU RPOSE, O R ARISIN G FR OM A CO URSE OF DEALING , TRAD E USAGE, T RADE PRACT ICE, O R INDUSTRY STANDARDS.
5
PAGEID
02-OCT-2006
DATE
HFDBA
Page 12
A B C D E F G H
Net Name
XTAL, GPIO, BIOS, FAN, JTAG, HDCP
1
G1L
BGA_0533_P080_230X230_G3_064B COMMON
C9 B9
AE27 AD26 AD27 AE26 AD25
D12
F12 F11
H4
H5
C1
B1
6/12 MISC1
THERMDN
THERMDP
JTAG_TCK JTAG_TMS JTAG_TDI JTAG_TDO JTAG_TRST
SPDIF
G86
I2CS_SCL NC I2CS_SDA GND
G1K
BGA_0533_P080_230X230_G3_064B COMMON
7/12 MISC2
G1J
BGA_0533_P080_230X230_G3_064B COMMON
10/12 XTAL_P LL
PLLVDD
PLLGND
XTAL_SS_ IN
XTAL_IN
XTALIN_T
XTALIN_B
C48 18PF
50V 5% C0G 0402 COMMON
C625 18PF
50V 5% C0G 0402 COMMON
G72
Y1 27MHZ_T V
XTAL_SMD_2_120X047
Y501 27 MH Z
XTAL_SMD_4_060X035
10PPM COMMON
10 PPM 85C COMMON
5V_CLAMP
I2CC_SCL
I2CC_SDA
GPIO10 GPIO11 GPIO12 GPIO13 GPIO14
ROM_CS
ROM_SI
ROM_SO
ROM_SCLK
I2CH_SCL
I2CH_SDA
BUFRST
SWAPRDY
TESTMODE
XTAL_OUT_BU F
XTAL_OUT
XTALOUT_T
XTALOUT_B
C590 18PF
50V 5% C0G 0402 COMMON
D11
E9 D8
A9
GPIO0
D9
GPIO1
A10
GPIO2
B10
GPIO3
C10
GPIO4
C12
GPIO5
B12
GPIO6
A12
GPIO7
A13
GPIO8
B13
GPIO9
B15 A15 B16 C13 E12
D1 F3
D3 D2
C7 B7
A6
A7
D7
AC8
GND
C3
C2
C47 18PF
50V 5% C0G 0402 COMMON
SNN_5V_CLAMP
SNN_I2CC_SCL SNN_I2CC_SDA
SNN_GPIO0 DVI_HPD SNN_GPIO2 SNN_GPIO3 SNN_GPIO4 SNN_GPIO5 SNN_GPIO6 SEL_2ND_DEV SNN_THERM_ALERT* SNN_FAN_PWM LOAD_TEST SNN_SEL_HDTV_SDTV SNN_GPIO12 SNN_GPIO13 SNN_GPIO14
SNN_BUFRST*
SWAPRDY_A
TESTMODE
GND GND
XTALOUTBUFF
XTALOUT
R35 0
COMMON0402
5%
R34 0
COMMON
0402
5%
PLACE CLOSE TO T
Fan Connector
9
IN
7
OUT
7
IN
BIOS
12V
ROM_CS*
ROM_SI ROM_SO ROM_SCLK
C37 .1UF
16V 10% X7R 0603 COMMON
COMMON
R16 10K
5%
0402
FAN
+12V
1
GND
2
GND
F3V3
7 8 3 1
5 2 6
J5
MALE
2.5MM 0 CON_HDR_001X002 COMMON
U2
SO08_I190X150 SO8 COMMON
HOLD VCC WP CS
SI SO SCK
GND
F3V3
R519 10K
5% 0402 COMMON
R516 10K
5% 0402 COMMON
HDCP ROM
F3V3
R39 10K
5% 0402 COMMON
R38 10K
5% 0402 COMMON
I2CH_SCL
I2CH_SDA
SNN_HDCP_2
6 5
3
U501
SO08_I190X150 COMMON
SCL SDA
SDA
NC
GND
R522 330
5% 0402 COMMON
GND
JTAG Header
J501
FEMALE
1.274MM 0
CON_HDR_002X004
COMMON
TMSTRST*
2
KEY
TDOTCK
GND
F3V3
THERMDC
R37 47K
5% 0402 COMMON
TP508
THERMDA
TP509
JTAG_TCLK JTAG_TMS JTAG_TDI JTAG_TDO JTAG_TRST*
SNN_SPDIF
I2CS_SCL I2CS_SDA
R509
R508
R507
180
10K
5%
5% 0402 COMMON
R40 270
5% 0402 COMMON
GND GND
0402
COMMON
R41 10K
5% 0402 COMMON
F3V3
12
TDIGND
34
VCC
5 78
C525 1UF
10V 10% X5R 0603 COMMON
GND
10K
5% 0402 COMMON
R506 10K
5% 0402 COMMON
F3V3
R36 47K
5% 0402
2 2
COMMON
BI BI
3
LB506 220R@100MHz
PEX1V2
IND_SMD_0402COMMON
4
C627 1UF
6.3V 10% X5R 0402 COMMON
C633 1UF
6.3V 10% X5R 0402 COMMON
GND
FBVDDQ
C615 .1UF
10V 10% X5R 0402 COMMON
GND
XCAP for XTAL
5
R527
10K
5%
0402
COMMON
GND GND GND GND GND
C617 .1UF
10V 10% X5R 0402 COMMON
PLACE CLOSE TO T
0.036 Amps
C609 4700PF
25V 10% X7R 0402 COMMON
R32
0402
5%
R33 0
0402 COMMON
5%
0
COMMON
PLL_VDD
XTALSSIN
XTALIN
XTALIN
IN
XTALOUT
IN
XTALIN_T
IN
XTALOUT_T
IN
XTALIN_B
IN
XTALOUT_B
IN
Net Name
PLL_VDD
IN
F3V3
C46 .1UF
10V 10% X5R 0402
4
COMMON
GND
F3V3
8
VCC
7
VCC
4
GND
12
GND
GND
GND
CRITICAL IMPEDANCE
MIN_LINE_WIDTH
12MIL 1.2V
C541 .1UF
10V 10% X5R 0402 COMMON
1 50OHM 1 50OHM
1 50OHM 1 50OHM
50OHM1 50OHM1
VOLTAGE
1
2
3
4
5
ASSEMBLY
ALL NVIDIA DESIGN SPECIFICAT IONS, R EFERENC E SPECIFIC ATION S, REFER ENCE BOAR DS, FILES, DRAWING S, DIAG NOST ICS, LIST S AND O THER DO CUMEN TS OR I NFO RMATIO N (T OGET HER AND SEPAR ATELY, 'MAT ERIALS') ARE BEING PROVIDED 'AS IS'. TH E MA T ER IA L S MA Y CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTI ES, EXPRESSED, IM PLIED, STAT UTO RY OR O THER WISE WITH R ESPECT TO THE MAT ERIALS O R O T H ER W ISE, AN D EXPRESSLY DISCLAIM S ALL
PAGE DETAI L
C GE
www.vinafix.vn
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMO N & NO _STUFF ASSEMBLY NO TES AN D BO M N O T F I N AL XTAL, GPIO, BIOS, FAN, JTAG, HDCP
NVIDIA CORPORATION
2701 SAN TOMAS E XPR ESSWAY SANTA CL ARA, CA 95050, USA
NV_PN
600-10413-xxxx-000 A
NAMEIMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PU RPOSE, O R ARISIN G FR OM A CO URSE OF DEALING , TRAD E USAGE, T RADE PRACT ICE, O R INDUSTRY STANDARDS.
PAGEID
02-OCT-2006
DATE
HFDBA
Page 13
A B C D E F G H
Power Supply I: NVVDD, PLLVDD
1
R8
R9
0
0
5%
5%
0805
0805
COMMON
COMMON
2
IFP_PLLVDD
Vout = VRef * (1+Rtop/Rbot)
1.816V = 0.8V * (1+(1.27K/1K))
3
IFP_PLLVDD
0.2A 12MIL
C648
C645
4.7UF
6.3V 10% X5R 0805 COMMON
C646
4.7UF
6.3V 10% X5R 0805 COMMON
1UF
10V 10% X5R 0603
4
COMMON
GND
3V3
C649 10UF
6.3V 10% X5R 0805 COMMON
GND
1G1D1S
3
D
Q501
SOT23
COMMON
2
60V
0.3A@25C
1.5R
1.2A
0.2W@25C +/-20V
Rtop
Rbot
R553
1.27K
1% 0402 COMMON
R552 1K
1% 0402 COMMON
LDO_GR
R538 10K
5% 0402 COMMON
R537
0402
5%
G
1
S
GND
0
COMMON
16MIL16MIL
R548
2.7K
COMMON
0402
5%
GND
Power Sequence
F3V3
R12 15K
5% 0402 COMMON
3V3_TH_EN
5
R11 10K
5% 0402 COMMON
GND
ALL NVIDIA DESIGN SPECIFICAT IONS, R EFERENC E SPECIFIC ATION S, REFER ENCE BOAR DS, FILES, DRAWING S, DIAG NOST ICS, LIST S AND O THER DO CUMEN TS OR I NFO RMATIO N (T OGET HER AND SEPAR ATELY, 'MAT ERIALS') ARE BEING PROVIDED 'AS IS'. TH E MA T ER IA L S MA Y CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTI ES, EXPRESSED, IM PLIED, STAT UTO RY OR O THER WISE WITH R ESPECT TO THE MAT ERIALS O R O T H ER W ISE, AN D EXPRESSLY DISCLAIM S ALL
C23 .1UF
10V 10% X5R 0402 COMMON
1B1C1E
C
B
1
E
12V
SW12V
R558
2.2
LDO_COMP
GND
LDO_G
C659
1000PF
50V0402 10% X5R COMMON
45.3K for 620KHz (APW7067) 47K for 600KHz (ISL6549)
04025%COMMON
C663
0603
C662
1UF
10V 10% X5R COMMON
1UF
10V0603 10% X5R COMMON
C660 1UF
16V 10% X5R 0603 COMMON
GND
ISL6549
U503
R557
VR_SW=0.8V, VR_LD=0.8 V
10
SO14_I335X150
5%
SO14
0402
COMMON
COMMON
VCC5
5
LDO_DR
LDO_FB
6
LDO_FB
FS_DIS
2
FS_DIS
12
PGND
R543 47K
7
GND
5% 0603 COMMON
GND
GND
12V
R559 10K
5% 0402 COMMON
1G1D1S
3
D
Q504
SOT23
SW12V_EN C*
3
Q505
SOT23 COMMON
2
G
1
COMMON
S
2
60V
0.115A
7.5R
0.8A
0.2W 20V
GND
C GE
R7 0
5% 0805 COMMON
10.2mr 10A
GND GND
89
VCC12VCC5
PVCC5_DR V
10
PVCC5
NV_BOOT
1
BOOT
14
UGATE
13
PHASE
11
LGATE
NV_FB
4
SW_FB
3
COMP
16MIL
NV_COMP
ASSEMBLY PAGE DETAI L
12V
C21
L7
3.5 uH
COMMON IND_NONRKO_TH_060X011
L6 1uH
COMMON IND_NONRKO_SMD_076X076
0.0099
5.39A
.1UF
16V 10% X5R 0402 COMMON
C20 .01UF
16V 10% X5R 0402 COMMON
GND
12V_F
C12 330UF
COMMON 20% 16V ALE
6.1A@105C, 6.5A@85C
0.010R 1500UF_6_3V
Iripple ~ 6.1A @19A Iout TOP FET:IRF7811A BOT FET:AOL1412 X1
NV_BG
R539
4.02K
COMMON
0603
1%
NV_UG
16MIL
C654
0603
1000PF
50V 10% X7R COMMON
16MIL
NV_RC_FB
C13 330UF
COMMON 20% 16V ALE
6.1A@105C, 6.5A@85C
0.010R 1500UF_6_3V
R554
0
16MIL
5%0805 COMMON
C657
0603
16MIL
NV_PHASE
.1UF
25V 10% X7R COMMON
16MIL
1 2
16MIL
C653
.047UF
0603
16V 10% X7R COMMON
Rbot
Q1 P0903
TO-252
NV_UGR
G
S D
SNN_ACDRIVE
3
NV_BG_D
16MIL
D8
100V
SOT23
100MA
COMMON
C24
.1UF
25V
0603
10% X7R COMMON
R541 22.1
0603 COMMON
R544
2.94K
1% 0603 COMMON
GND
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMO N & NO _STUFF ASSEMBLY NO TES AN D BO M N O T F I N AL Power Supply I: NVVDD, PLLV DD
FOR EMI
C92
C91 .1UF
16V 10% X5R 0402 COMMON
.1UF
16V 10% X5R 0402 COMMON
C93 .1UF
16V 10% X5R 0402 COMMON
GND GND GND
C19
4.7UF
16V 20% X7R 1206 COMMON
GND
Q2 P0903
TO-252
G
S D
R10
300
COMMON
0402
5%
GND
1%
NVVDD
Vout = VRef * (1+Rtop/Rbot)
1.20V = 0.8V * (1+(1.54k/3.09k)) (ISL6549)
1.22V = 0.8V * (1+(1.54k/2.94k)) (ISL6549)
NV_RC_IN
Rtop
R540
0603 COMMON
1%
16MIL
12V
NVVDD PEX1V2
12V
12V_F
12V_F
NVVDD PEX1V2
GND
LINE_WIDTHNet Name
Current
4A 1236MIL 3A 12V36MIL
20A 1.2V36MIL 2A 1.2V24MIL
Voltage
1
0V16MIL
GND
NVVDD
C39
PEX1V2
C44 470UF
COMMON +/-20%
6.3V ALE
0.56A@105C N/A 560UF_4V_R71D55
LB2 220R@100MHz
COMMON IND_SMD_0805
0.02R
C45 470UF
COMMON 20% 16V ALE
0.45A@105C
0.17R CAP_SMD_083X083
LB3 220R@100MHz
COMMON IND_SMD_0805
0.02R
C40 10UF
10V 10% X5R 0805 COMMON
.1UF
10V 10% X5R 0402 COMMON
C34 .01UF
10V 10% X5R 0402 COMMON
GND
2
GND
L10
1.2UH
IND_NONRKO_TH_I469X469COMMON
L9
1.37uH
COMMON
IND_NONRKO_TH_I620X420
L8 1.5UH
25V 10% X7R COMMON
12
GND
MULTI_IND_SMD_150X135COMMON
D9
DIODE_SMD_SMA 30V 2A COMMON
R15 1
5% 1206
16MIL
COMMON
NV_SNUBBER
C33 1000PF
50V 10% X7R 0603 COMMON
GND
C652 .01UF
0603
1.54K
Current(G86) Estimate
NV86@300MHz: 17. 74 A PEX Current: 1.887A
GND
C35 470UF
COMMON 20%
6.3V ALE
2.09A@105C
0.025R multi_cap_smd_083x083
C36 1500UF
COMMON +/- 20%
6.3V ALE
1.96A@105C
0.016 1500UF_6_3V
GND
3
4
5
NVIDIA CORPORATION
2701 SAN TOMAS E XPR ESSWAY SANTA CL ARA, CA 95050, USA
NV_PN
600-10413-xxxx-000 A
NAMEIMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PU RPOSE, O R ARISIN G FR OM A CO URSE OF DEALING , TRAD E USAGE, T RADE PRACT ICE, O R INDUSTRY STANDARDS.
PAGEID
02-OCT-2006
DATE
HFDBA
www.vinafix.vn
Page 14
A B C D E F G H
Net Name
5V
Power Supply II: 5V, DDC5V, F3V3, FBVDDQ
DDC_5V
FBVDDQ
5V
DDC_5V
F3V3
F3V3
3V3
3V3
FBVDDQ
1
MIN_LINE_WIDTH VOLTAGECURRENT
12MIL 1A 3.30000
36MIL 3A 2.0V
5V0.25A12MIL 5V0.2A12MIL
3.3V36MIL 3A
1
FBVDDQ
2
FBVDDQ Power Sequencing
5V, DDC5V
U1 VR=5V
12V
C15 1UF
16V 10% X7R 0805 COMMON
GND
IGO,IGOI MULTI_STD_SOT223_DPAK COMMON
1
IN
C14 .1UF
16V 10% X7R 0603 COMMON
GND GND
234
GND/ADJ
OUT
C668 .1UF
16V
TAB
10% X7R 0603 COMMON
GND
3
F501 350mA
5V
C666 1UF
16V 10% X7R 0805 COMMON
GND
1206 COMMON
1 2
POLYSWITCH
DDC_5V
NVVDD
GND
R549 1K
5% 0402 COMMON
R551 3K
5% 0402 COMMON
1B1C1E
C655 .47UF
6.3V 10% X5R 0603 COMMON
B
NVVDD_TH_EN
GND GND
R556
FBVDDQ_EN*
3
C
Q503
1
SOT23 COMMON
E
2
2.2K
COMMON
0402
5%
GND
F3V3
3V3
LB1
220R@100MHz
COMMONIND_SMD_0805
GND
C32 100UF
COMMON +/-20% 10V ALE
0.14A@85C N/A 100UF_10V_R64D48
GND
C25 100UF
COMMON +/-20% 10V ALE
0.14A@85C N/A 100UF_10V_R64D48
C27
4.7UF
6.3V 10% X5R 0805 COMMON
GND
F3V3 = 3.3V @ 500mA
4
C28
4.7UF
6.3V 10% X5R 0805 COMMON
GND GND
F3V3
C26 .1UF
16V 10% X5R 0402 COMMON
C656 .1UF
16V 10% X7R 0603 COMMON
GND
FBVDDQ = 2.0V @ 2.6A
R555 10K
5% 0402 COMMON
1B1C1E
FBVDDQ_12V_EN*
C661 .47UF
6.3V 10% X5R 0603 COMMON
B
1
VR=1.240V
COMMON
12V
FOR EMI
C82
C81 .1UF
6.3V 10% X5R 0402
2
E
Q502
SOT23 COMMON
C
3
R51 0
5% 0603 COMMON
COMMON
C83
.1UF
.1UF
6.3V
6.3V
10%
10%
X5R
X5R
0402
0402
COMMON
COMMON
GND GND GND GNDGND GND GND GND GND
C84 .1UF
6.3V 10% X5R 0402 COMMON
FBVDDQ
C85 .1UF
6.3V 10% X5R 0402 COMMON
C86 .1UF
6.3V 10% X5R 0402 COMMON
C87 .1UF
6.3V 10% X5R 0402 COMMON
C88 .1UF
6.3V 10% X5R 0402 COMMON
C89 .1UF
6.3V 10% X5R 0402 COMMON
3V3
C22 .1UF
10V 10% X5R 0402 COMMON
C42 .1UF
6.3V 10% X5R 0402 COMMON
C17 470UF
COMMON 20%
6.3V ALE
0.68A@105C
0.086 1500UF_6_3V
GND
FBVDDQ
C38
C41
1000UF
4.7UF
COMMON
6.3V 20%
10%
6.3V
X5R
ALE
0805
1.34A@105C
COMMON
0.021
GND
1500UF_6_3V
GND
C18
FBVDDQ_IN
R550
1.8K
5% 0603 COMMON
R547 100K
5% 0402 COMMON
Rt
GND
U502
23
FBVDDQ_VREF
1
SOT23 SOT23
Rb
GND
Vout = Vref * (1+Rt/Rb)
1.8V = 1.24V * (1+1.07/2.37)
2.0V = 1.24V * (1+1.07/1.74)
1G2D1S
D
G
FBVDDQ_DR
1
S
R542
1.07K
1% 0402 COMMON
R545
1.74K
1% 0402 COMMON
GND
.01UF
10V 10% X5R 0402 COMMON
4 2
Q3
MULTI_STD_SOT223_DPAK_D2PAK COMMON
3
30V 12A
0.100R 30A 50W@25C 20V
C43 .01UF
6.3V 10% X5R 0402 COMMON
GND GND
2
3
4
5
ALL NVIDIA DESIGN SPECIFICAT IONS, R EFERENC E SPECIFIC ATION S, REFER ENCE BOAR DS, FILES, DRAWING S, DIAG NOST ICS, LIST S AND O THER DO CUMEN TS OR I NFO RMATIO N (T OGET HER AND SEPAR ATELY, 'MAT ERIALS') ARE BEING PROVIDED 'AS IS'. TH E MA T ER IA L S MA Y CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTI ES, EXPRESSED, IM PLIED, STAT UTO RY OR O THER WISE WITH R ESPECT TO THE MAT ERIALS O R O T H ER W ISE, AN D EXPRESSLY DISCLAIM S ALL
C GE
www.vinafix.vn
ASSEMBLY PAGE DETAI L
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMO N & NO _STUFF ASSEMBLY NO TES AN D BO M N O T F I N AL Power Supply II: F3V3, 5V, DDC5V, FBVDDQ
NVIDIA CORPORATION
2701 SAN TOMAS E XPR ESSWAY SANTA CL ARA, CA 95050, USA
NV_PN
600-10413-xxxx-000 A
NAMEIMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PU RPOSE, O R ARISIN G FR OM A CO URSE OF DEALING , TRAD E USAGE, T RADE PRACT ICE, O R INDUSTRY STANDARDS.
5
PAGEID
02-OCT-2006
DATE
HFDBA
Page 15
A B C D E F G H
Title: Basenet Report Design: p413 Date: Sep 29 14:42:41 2006
Base nets and synonyms for p413_lib.P413(@p413_lib.p413(sch_1)) Base Signal Location([Zone][dir])
1
3V3 14.1G 3V3_TH_EN 13.5B 5V 14.1G 12V 13.1F 12V_F 13.1F AHB 6.2E ATXC 9.1G< 9.3E 9.3G ATXC* 9.1G< 9.3E 9.3G ATXD0 9.1G< 9.2E 9.2G ATXD0* 9.1G< 9.2E 9.2G ATXD1 9.1G< 9.2E 9.2G ATXD1* 9.1G< 9.2E 9.2G ATXD2 9.1G< 9.2E 9.2G ATXD2* 9.1G< 9.2E 9.2G AVB 6.3E BACKDRIVE_TH 9.4B BHB 7.2E BVB 7.3E COUT 8.1G< 8.3E CVBS_OUT 8.1G< 8.3E CVBS_PB_MUX 7.5F> 8.1G< 8.3C<
2
CVBS_Y_MUX 7.4F> 8.1G< 8.2C< C_MUX 7.4F> 8.1G< 8.3C< DACA_BLUE 6.1G< 6.4C DACA_BLUE_F 6.4G> 6.1G< 9.3G< DACA_GREEN 6.1G< 6.4C DACA_GREEN_F 6.3G> 6.1G< 9.3G< DACA_HSYNC 6.1G< 6.3C DACA_HSYNC_C 6.2G> 6.1G< 9.3G< DACA_RED 6.1G< 6.4C DACA_RED_F 6.3G> 6.1G< 9.3G< DACA_RSET 6.1G< 6.3B DACA_VREF 6.1G< 6.3B DACA_VSYNC 6.1G< 6.3C DACA_VSYNC_C 6.3G> 6.1G< 9.3G< DACB_BLUE 7.1G< 7.4C DACB_BLUE_SW 7.1G< 7.5E DACB_BLUE_SW_F 7.1G< 7.5F DACB_GREEN 7.1G< 7.4C DACB_GREEN_SW 7.1G< 7.4E DACB_GREEN_SW_F 7.1G< 7.4F DACB_HSYNC 7.1G< 7.3C DACB_HSYNC_C 7.3G> 7.1G<
3
DACB_RED 7.1G< 7.4C DACB_RED_SW 7.1G< 7.4E DACB_RED_SW_F 7.1G< 7.4F DACB_RSET 7.1G< 7.3B DACB_VREF 7.1G< 7.3B DACB_VSYNC 7.1G< 7.3C DACB_VSYNC_C 7.3G> 7.1G< DDC_5V 14.1G DDR_ODT 3.4F> 3.1G< 4.2A<
4.2C< 5.2A< 5.2C< DVI_HPD 9.3E> 12.2F< DVI_HPD_F 9.3F F3V3 14.1G FBACLK0 3.4D> 3.3D 4.1G<
4.2A< 4.2C< 4.5B< FBACLK0* 3.4D> 3.3D 4.1G<
4.2A< 4.2C< 4.5B< FBACLK1 3.4D> 3.3D 5.1G<
5.2A< 5.2C< 5.5B< FBACLK1* 3.4D> 3.3D 5.1G<
5.2A< 5.2C< 5.5B< FBACLK_C0 4.5B
4
FBACLK_C1 5.5B FBACMD<0> 3.2F 3.3C 4.2B 4.2C FBACMD<25..0> 3.3D> 4.1A< 4.1G<
5.1A< FBACMD<1> 3.2F 3.3C 4.1B 4.1C
5.1B 5.1C FBACMD<2> 3.2G 3.3C 4.1B 4.1C FBACMD<3> 3.2G 3.3C 4.1B 4.1C
5.1B 5.1C FBACMD<4> 3.2F 3.3C 5.2B 5.2C FBACMD<5> 3.2F 3.3C 5.2B 5.2C FBACMD<6> 3.2G 3.3C 5.2B 5.2C FBACMD<7> 3.3C 3.4G 4.2B 4.2C
5.2B 5.2C FBACMD<8> 3.2G 3.3C 4.1B 4.1C
5.1B 5.1C FBACMD<9> 3.2F 3.3C 4.1B 4.1C
5.1B 5.1C FBACMD<10> 3.3C 3.3F 4.2B 4.2C
5.2B 5.2C FBACMD<11> 3.3C 3.3D 4.2B 4.2C
5.2B 5.2C
5
FBACMD<12> 3.3C 3.4E
FBACMD<13> 3.2G 3.3C 5.1B 5.1C FBACMD<14> 3.3C 3.3G 4.2B 4.2C
5.2B 5.2C FBACMD<15> 3.3C 3.3F 4.1B 4.1C
5.1B 5.1C FBACMD<16> 3.3C 3.3F 4.2B 4.2C
5.2B 5.2C FBACMD<17> 3.3C 3.3G 4.2B 4.2C
5.2B 5.2C FBACMD<18> 3.3C 3.3G 4.2B 4.2C
5.2B 5.2C FBACMD<19> 3.3C 3.3F 4.2B 4.2C
5.2B 5.2C FBACMD<20> 3.3C 3.3F 4.2B 4.2C
5.2B 5.2C FBACMD<21> 3.3C 3.3G 4.2B 4.2C
5.2B 5.2C FBACMD<22> 3.3C 3.3G 4.2B 4.2C FBACMD<23> 3.4C 3.4F 4.2B 4.2C
5.2B 5.2C FBACMD<24> 3.4C 3.4F 4.2B 4.2C FBACMD<25> 3.4C 3.4G 4.1B 4.1C
5.1B 5.1C FBAD<0> 3.1B 4.3B FBAD<32..0> 4.3A<>
3.1A<> 5.3A<> 4.1G< FBAD<63..0> 3.1A<> 5.3A<> 4.1G< FBAD<1> 3.1B 4.3B FBAD<2> 3.1B 4.3B FBAD<3> 3.1B 4.3B FBAD<4> 3.1B 4.3B FBAD<5> 3.1B 4.3B FBAD<6> 3.1B 4.3B FBAD<7> 3.1B 4.3B FBAD<8> 3.1B 4.4B FBAD<9> 3.1B 4.4B FBAD<10> 3.1B 4.4B FBAD<11> 3.1B 4.4B FBAD<12> 3.1B 4.4B FBAD<13> 3.1B 4.4B FBAD<14> 3.1B 4.4B FBAD<15> 3.2B 4.4B FBAD<16> 3.2B 4.3D FBAD<17> 3.2B 4.3D FBAD<18> 3.2B 4.3D FBAD<19> 3.2B 4.3D FBAD<20> 3.2B 4.3D FBAD<21> 3.2B 4.3D FBAD<22> 3.2B 4.3D FBAD<23> 3.2B 4.3D FBAD<24> 3.2B 4.4D FBAD<25> 3.2B 4.4D FBAD<26> 3.2B 4.4D FBAD<27> 3.2B 4.4D FBAD<28> 3.2B 4.4D FBAD<29> 3.2B 4.4D FBAD<30> 3.2B 4.4D FBAD<31> 3.2B 4.4D FBAD<32> 3.2B 5.3B FBAD<33> 3.2B 5.3B FBAD<34> 3.2B 5.3B FBAD<35> 3.2B 5.3B FBAD<36> 3.2B 5.3B FBAD<37> 3.2B 5.3B FBAD<38> 3.2B 5.3B FBAD<39> 3.2B 5.3B FBAD<40> 3.2B 5.4B FBAD<41> 3.2B 5.4B FBAD<42> 3.2B 5.4B FBAD<43> 3.2B 5.4B FBAD<44> 3.2B 5.4B FBAD<45> 3.3B 5.4B FBAD<46> 3.3B 5.4B FBAD<47> 3.3B 5.4B FBAD<48> 3.3B 5.3D FBAD<49> 3.3B 5.3D FBAD<50> 3.3B 5.3D FBAD<51> 3.3B 5.3D FBAD<52> 3.3B 5.3D FBAD<53> 3.3B 5.3D FBAD<54> 3.3B 5.3D FBAD<55> 3.3B 5.3D FBAD<56> 3.3B 5.4D FBAD<57> 3.3B 5.4D FBAD<58> 3.3B 5.4D FBAD<59> 3.3B 5.4D FBAD<60> 3.3B 5.4D FBAD<61> 3.3B 5.4D FBAD<62> 3.3B 5.4D FBAD<63> 3.3B 5.4D FBADQM<0> 3.3B 4.3B FBADQM<7..0> 3.3A> 4.1G< 4.4A<
5.4A< FBADQM<1> 3.3B 4.4B FBADQM<2> 3.3B 4.3D FBADQM<3> 3.3B 4.4D
FBADQM<4> 3.3B 5.3B FBADQM<5> 3.3B 5.4B FBADQM<6> 3.3B 5.3D FBADQM<7> 3.3B 5.4D FBADQS<0> 3.4B 4.1G 4.4B FBADQS<7..0> 3.4A<> 4.4A<> 4.1G<
5.1G< 5.4A< FBADQS<1> 3.3D 3.4B 4.1G 4.4B FBADQS<2> 3.4B 4.1G 4.4D FBADQS<3> 3.4B 4.1G 4.4D FBADQS<4> 3.4B 5.1G 5.4B FBADQS<5> 3.4B 5.1G 5.4B FBADQS<6> 3.4B 5.1G 5.4D FBADQS<7> 3.4B 5.1G 5.4D FBADQSN<0> 3.4B 4.1G 4.4B FBADQSN<7..0> 3.4A<> 4.4A<> 4.1G<
5.1G< 5.4A< FBADQSN<1> 3.3D 3.4B 4.1G 4.4B FBADQSN<2> 3.4B 4.1G 4.4D FBADQSN<3> 3.4B 4.1G 4.4D FBADQSN<4> 3.4B 5.1G 5.4B FBADQSN<5> 3.4B 5.1G 5.4B FBADQSN<6> 3.4B 5.1G 5.4D FBADQSN<7> 3.4B 5.1G 5.4D FBA_DEBUG 3.1G< 3.4C 3.4E FBA_PLLAVDD 3.5C FBCAL_PD_VDDQ 3.4C FBCAL_PU_GND 3.4C FBCAL_TERM_GND 3.4C FBVDDQ 14.1G FBVDDQ_12V_EN* 14.3E FBVDDQ_DR 14.3F FBVDDQ_EN* 14.3E FBVDDQ_IN 14.3F FBVDDQ_VREF 14.4F FBVREF 3.5B FS_DIS 13.4C HPD 9.3G I2CA_SCL 6.3C I2CA_SCL_C 6.1G> 9.2G< I2CA_SDA 6.3C I2CA_SDA_C 6.2G> 9.3G< I2CB_SCL 7.3C I2CB_SCL_C 7.1F I2CB_SDA 7.3C I2CB_SDA_C 7.2F I2CH_SCL 12.3E 12.3G I2CH_SDA 12.3E 12.4G I2CS_SCL 2.1E<> 12.2C<> I2CS_SDA 2.1E<> 12.2C<> IFP_ABPLLVDD 9.1G< 9.2C IFP_ABRSET 9.2C IFP_ABVDD 9.1G< 9.3C IFP_ABVDD_IN 9.1G< IFP_ABVPROBE 9.2C IFP_AB_VDD_IN 9.4A IFP_CPLLVDD 9.4C IFP_CRSET 9.4C JTAG_TCLK 12.2C JTAG_TDI 12.2C JTAG_TDO 12.2C JTAG_TMS 12.2C JTAG_TRST* 12.2C LDO_COMP 13.4C LDO_FB 13.4C LDO_G 13.3C LDO_GR 13.3B LOAD_TEST 7.5C> 12.2F< LOAD_VGA 7.5E LOAD_VIDEO 7.4E MIOA_D2 11.4A> 10.3D< 11.4B MIOB_CLKIN 10.3C MIOB_CTL3 11.3A> 10.2D< 11.3B MIOB_D0 11.2A> 10.2D< 11.2B MIOB_D1 11.2A> 10.2D< 11.2B MIOB_D8 11.2A> 10.2D< 11.2B MIOB_D9 11.2A> 10.2D< 11.2B MIOB_D11 11.3A> 10.2D< 11.3B NVVDD 13.1F NVVDD_TH_EN 14.3D NV_BG 13.4D NV_BG_D 13.4E NV_BOOT 13.3D NV_COMP 13.4D NV_FB 13.4D NV_PHASE 13.3E NV_RC_FB 13.4D NV_RC_IN 13.4F NV_SNUBBER 13.4G NV_UG 13.3E NV_UGR 13.3E PB_OUT 8.1G< 8.3E PEX1V2 13.1F PEX_JTAGE_TDIO 2.1C PEX_PLL_DVDD 2.5F PEX_PWRGD* 2.2C
PEX_REFCLK 2.2C 2.5A< PEX_REFCLK* 2.2C 2.5A< PEX_RX0 2.2C 2.4A< PEX_RX0* 2.2C 2.4A< PEX_RX1 2.2C 2.4A< PEX_RX1* 2.2C 2.4A< PEX_RX2 2.2C 2.4A< PEX_RX2* 2.2C 2.4A< PEX_RX3 2.3C 2.4A< PEX_RX3* 2.3C 2.4A< PEX_RX4 2.3C 2.4A< PEX_RX4* 2.3C 2.4A< PEX_RX5 2.3C 2.5A< PEX_RX5* 2.3C 2.5A< PEX_RX6 2.3C 2.5A< PEX_RX6* 2.3C 2.5A< PEX_RX7 2.3C 2.5A< PEX_RX7* 2.3C 2.5A< PEX_RX8 2.4C 2.5A< PEX_RX8* 2.4C 2.5A< PEX_RX9 2.4C 2.5A< PEX_RX9* 2.4C 2.5A< PEX_RX10 2.4C 2.5A< PEX_RX10* 2.4C 2.5A< PEX_RX11 2.4C 2.5A< PEX_RX11* 2.4C 2.5A< PEX_RX12 2.4C 2.5A< PEX_RX12* 2.4C 2.5A< PEX_RX13 2.5A< 2.5C PEX_RX13* 2.5A< 2.5C PEX_RX14 2.5A< 2.5C PEX_RX14* 2.5A< 2.5C PEX_RX15 2.5A< 2.5C PEX_RX15* 2.5A< 2.5C PEX_SMCLK 2.1C PEX_SMDAT 2.1C PEX_TSTCLK 2.2A< 2.2E PEX_TSTCLK* 2.2A< 2.2E PEX_TX0 2.2A< 2.2E PEX_TX0* 2.2A< 2.2E PEX_TX1 2.2A< 2.2E PEX_TX1* 2.2A< 2.2E PEX_TX2 2.2A< 2.2E PEX_TX2* 2.2A< 2.2E PEX_TX3 2.2A< 2.3E PEX_TX3* 2.2A< 2.3E PEX_TX4 2.2A< 2.3E PEX_TX4* 2.2A< 2.3E PEX_TX5 2.2A< 2.3E PEX_TX5* 2.2A< 2.3E PEX_TX6 2.2A< 2.3E PEX_TX6* 2.2A< 2.3E PEX_TX7 2.2A< 2.3E PEX_TX7* 2.2A< 2.3E PEX_TX8 2.3A< 2.4E PEX_TX8* 2.3A< 2.4E PEX_TX9 2.3A< 2.4E PEX_TX9* 2.3A< 2.4E PEX_TX10 2.3A< 2.4E PEX_TX10* 2.3A< 2.4E PEX_TX11 2.3A< 2.4E PEX_TX11* 2.3A< 2.4E PEX_TX12 2.3A< 2.4E PEX_TX12* 2.3A< 2.4E PEX_TX13 2.3A< 2.5E PEX_TX13* 2.3A< 2.5E PEX_TX14 2.3A< 2.5E PEX_TX14* 2.3A< 2.5E PEX_TX15 2.3A< 2.5E PEX_TX15* 2.3A< 2.5E PEX_TXX0 2.2C 2.3A< PEX_TXX0* 2.2C 2.3A< PEX_TXX1 2.2C 2.3A< PEX_TXX1* 2.2C 2.3A< PEX_TXX2 2.2C 2.3A< PEX_TXX2* 2.2C 2.3A< PEX_TXX3 2.3A< 2.3C PEX_TXX3* 2.3A< 2.3C PEX_TXX4 2.3A< 2.3C PEX_TXX4* 2.3A< 2.3C PEX_TXX5 2.3A< 2.3C PEX_TXX5* 2.3A< 2.3C PEX_TXX6 2.3A< 2.3C PEX_TXX6* 2.3C 2.4A< PEX_TXX7 2.3C 2.4A< PEX_TXX7* 2.3C 2.4A< PEX_TXX8 2.4A< 2.4C PEX_TXX8* 2.4A< 2.4C PEX_TXX9 2.4A< 2.4C PEX_TXX9* 2.4A< 2.4C PEX_TXX10 2.4A< 2.4C PEX_TXX10* 2.4A< 2.4C PEX_TXX11 2.4A< 2.4C PEX_TXX11* 2.4A< 2.4C PEX_TXX12 2.4A< 2.4C PEX_TXX12* 2.4A< 2.4C
PEX_TXX13 2.4A< 2.5C PEX_TXX13* 2.4A< 2.5C PEX_TXX14 2.4A< 2.5C PEX_TXX14* 2.4A< 2.5C PEX_TXX15 2.4A< 2.5C PEX_TXX15* 2.4A< 2.5C PLL_VDD 12.1G< 12.4C PRSNT 2.1B PVCC5_DRV 13.3D ROM_CS* 12.3E 12.3F ROM_SCLK 12.3E 12.3F ROM_SI 12.3E 12.3F ROM_SO 12.3E 12.3F SEL_2ND_DEV 12.2F> 7.4A< SNN_3V3AUX 2.1B SNN_5V_CLAMP 12.2E SNN_ACDRIVE 13.4E SNN_ATXD3 9.2E SNN_ATXD3* 9.2E SNN_A_ID0 6.4H SNN_A_ID2 6.4G SNN_A_TX3 9.2G SNN_A_TX3* 9.2G SNN_A_TX4 9.2G SNN_A_TX4* 9.2G SNN_A_TX5 9.2G SNN_A_TX5* 9.2G SNN_BTXC 9.3E SNN_BTXC* 9.3E SNN_BTXD4 9.3E SNN_BTXD4* 9.2E SNN_BTXD5 9.3E SNN_BTXD5* 9.3E SNN_BTXD6 9.3E SNN_BTXD6* 9.3E SNN_BTXD7 9.3E SNN_BTXD7* 9.3E SNN_BUFRST* 12.3E SNN_DACB_CSYNC 7.3C SNN_FAN_PWM 12.2E SNN_FBA1_NC_A2 4.3B SNN_FBA1_NC_E2 4.3B SNN_FBA1_NC_R3 4.2B SNN_FBA1_NC_R7 4.2B SNN_FBA1_NC_R8 4.2B SNN_FBA2_NC_A2 4.3C SNN_FBA2_NC_E2 4.3C SNN_FBA2_NC_R3 4.2C SNN_FBA2_NC_R7 4.2C SNN_FBA2_NC_R8 4.2C SNN_FBA3_NC_A2 5.3B SNN_FBA3_NC_E2 5.3B SNN_FBA3_NC_R3 5.2B SNN_FBA3_NC_R7 5.2B SNN_FBA3_NC_R8 5.2B SNN_FBA4_NC_A2 5.3C SNN_FBA4_NC_E2 5.3C SNN_FBA4_NC_R3 5.2C SNN_FBA4_NC_R7 5.2C SNN_FBA4_NC_R8 5.2C SNN_FBA_CMD26 3.4C SNN_FBA_CMD27 3.4C SNN_FBA_CMD28 3.4C SNN_GPIO0 12.2E SNN_GPIO2 12.2E SNN_GPIO3 12.2E SNN_GPIO4 12.2E SNN_GPIO5 12.2E SNN_GPIO6 12.2E SNN_GPIO12 12.2E SNN_GPIO13 12.2E SNN_GPIO14 12.2E SNN_HDCP_2 12.4G SNN_I2CC_SCL 12.2E SNN_I2CC_SDA 12.2E SNN_IFPC_TXC 9.4E SNN_IFPC_TXC* 9.4E SNN_IFPC_TXD0 9.4E SNN_IFPC_TXD0* 9.4E SNN_IFPC_TXD1 9.4E SNN_IFPC_TXD1* 9.4E SNN_IFPC_TXD2 9.4E SNN_IFPC_TXD2* 9.4E SNN_IFP_CVPROBE 9.4C SNN_MIOA_D0 10.3C SNN_MIOA_D1 10.3C SNN_MIOA_D3 10.3C SNN_MIOA_D4 10.3C SNN_MIOA_D5 10.3C SNN_MIOA_D6 10.3C SNN_MIOA_D7 10.3C SNN_MIOA_D8 10.3C SNN_MIOA_D<9> 10.3C SNN_MIOA_D<10> 10.4C SNN_MIOA_HSYNC 10.4C SNN_MIOB_CAL_PD_VD 10.2B
DQ SNN_MIOB_CAL_PU_GN 10.2B D SNN_MIOB_CLKOUT 10.3C SNN_MIOB_CLKOUT* 10.3C SNN_MIOB_D2 10.2C SNN_MIOB_D3 10.2C SNN_MIOB_D4 10.2C SNN_MIOB_D5 10.2C SNN_MIOB_D6 10.2C SNN_MIOB_D7 10.2C SNN_MIOB_D10 10.2C SNN_MIOB_DE 10.2C SNN_MIOB_HSYNC 10.2C SNN_MIOB_VREF 10.2B SNN_MIOB_VSYNC 10.2C SNN_PEX_JTAGE_TCLK 2.1C SNN_PEX_JTAGE_TMS 2.1C SNN_PEX_JTAGE_TRST 2.1C * SNN_PEX_WAKE* 2.2C SNN_PE_PRSNT2_A 2.1B SNN_PE_PRSNT2_B 2.2B SNN_PE_PRSNT2_C 2.3B SNN_PE_RSVD2 2.2B SNN_PE_RSVD3 2.2B SNN_PE_RSVD4 2.2B SNN_PE_RSVD5 2.2B SNN_PE_RSVD6 2.3B SNN_PE_RSVD7 2.4B SNN_PE_RSVD8 2.4B SNN_SEL_HDTV_SDTV 12.2E SNN_SPDIF 12.2C SNN_THERM_ALERT* 12.2E SNN_TV_NC1 8.3E SNN_TV_NC2 8.3E SW12V 13.3C SW12V_ENC* 13.5C SWAPRDY_A 12.3E TESTMODE 12.3E THERMDA 12.2C THERMDC 12.2C VCC5 13.3D VREF_A 5.3C 5.3E VREF_B 4.3C 4.3E XTALIN 12.1G< 12.4C XTALIN_B 12.1G< 12.5D XTALIN_T 12.1G< 12.4D XTALOUT 12.1G< 12.4E XTALOUTBUFF 12.4E XTALOUT_B 12.1G< 12.5E XTALOUT_T 12.1G< 12.4E XTALSSIN 12.4C
1
2
3
4
5
ASSEMBLY
ALL NVIDIA DESIGN SPECIFICAT IONS, R EFERENC E SPECIFIC ATION S, REFER ENCE BOAR DS, FILES, DRAWING S, DIAG NOST ICS, LIST S AND O THER DO CUMEN TS OR I NFO RMATIO N (T OGET HER AND SEPAR ATELY, 'MAT ERIALS') ARE BEING PROVIDED 'AS IS'. TH E MA T ER IA L S MA Y CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTI ES, EXPRESSED, IM PLIED, STAT UTO RY OR O THER WISE WITH R ESPECT TO THE MAT ERIALS O R O T HE R WI SE, AND EXPR ESSLY DISCLAIMS ALL
PAGE DETAI L
C GE
www.vinafix.vn
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMO N & NO _STUFF ASSEMBLY NO TES AN D B O M N O T F IN A L <edit here to insert page detail>
NVIDIA CORPORATION
2701 SAN TOMAS EX PRES SWAY SANTA CL ARA, CA 95050, USA
NV_PN
600-10413-xxxx-000 A
<ENGINEER>
NAMEIMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FRO M A COU RSE OF DEALING , TRADE U SAGE, T RADE PRACT ICE, O R INDUSTRY STANDARDS.
PAGEID
02-OCT-2006
DATE
HFDBA
Page 16
A B C D E F G H
Title: Cref Part Report Design: p413 Date: Sep 29 14:42:41 2006
BKT1 [11.3G]
1
C1 [8.3D] C2 [8.3D] C3 [8.2D] C4 [7.5C] C5 [6.3C] C6 [8.3D] C7 [8.3D] C8 [8.2D] C9 [8.3D] C10 [8.2D] C11 [8.3D] C12 [13.2D] C13 [13.2E] C14 [14.3B] C15 [14.3A] C16 [2.1B] C17 [14.3G] C18 [14.3G] C19 [13.3F] C20 [13.2E] C21 [13.2E]
2
C22 [14.3G] C23 [13.5B] C24 [13.4E] C25 [14.3B] C26 [14.3C] C27 [14.3B] C28 [14.3C] C29 [2.1A] C30 [2.1A] C31 [2.1A] C32 [14.3A] C33 [13.4G] C34 [13.2H] C35 [13.3H] C36 [13.3H] C37 [12.2G] C38 [14.4G] C39 [13.2H] C40 [13.2G] C41 [14.4G] C42 [14.4G] C43 [14.4G]
3
C44 [13.2G] C45 [13.2G] C46 [12.3G] C47 [12.5E] C48 [12.5D] C49 [2.3G] C50 [2.3G] C51 [9.2A] C52 [9.3B] C53 [2.4G] C54 [3.1E] C55 [2.4G] C56 [3.1D] C57 [4.5E] C58 [4.2G] C59 [4.3G] C60 [5.2G] C61 [4.2G] C62 [5.3F] C63 [5.3G] C64 [4.3G] C65 [5.2G]
4
C66 [4.5F] C67 [5.3C] C68 [5.3E] C69 [4.5C] C70 [4.5E] C71 [5.5E] C72 [4.2G] C73 [4.3G] C74 [5.2G] C75 [4.4H] C501 [5.5E] C502 [4.5G] C503 [4.4F] C504 [4.5G] C505 [4.5F] C506 [4.4G] C507 [4.5G] C508 [4.4G] C509 [4.4G] C510 [4.4G] C511 [5.3G] C512 [5.2F]
5
C513 [5.3G]
C514 [5.5C] C515 [4.3C] C516 [4.3E] C517 [5.2F] C518 [4.2F] C519 [4.2F] C520 [5.3F] C521 [5.2G] C522 [4.3G] C523 [4.5E] C524 [4.2G] C525 [12.2A] C526 [5.3G] C527 [4.3F] C528 [5.5E] C529 [4.3F] C530 [2.5D] C531 [2.5D] C532 [2.5D] C533 [2.5D] C534 [3.2D] C535 [3.2D] C536 [3.2E] C537 [3.2D] C538 [3.2D] C539 [3.2D] C540 [2.5D] C541 [12.4G] C542 [2.5D] C543 [3.2D] C544 [3.2E] C545 [3.2D] C546 [3.1D] C547 [3.1D] C548 [3.1D] C549 [3.2E] C550 [2.4D] C551 [2.2G] C552 [2.2F] C553 [3.2D] C554 [3.2D] C555 [3.2E] C556 [2.4D] C557 [2.2G] C558 [2.2G] C559 [2.1G] C560 [3.2D] C561 [3.1D] C562 [2.2G] C563 [2.3G] C564 [3.5A] C565 [2.4D] C566 [2.1G] C567 [2.2G] C568 [2.4D] C569 [2.4G] C570 [2.4F] C571 [2.1G] C572 [3.5D] C573 [3.5D] C574 [3.5C] C575 [2.3G] C576 [2.2G] C577 [2.4D] C578 [2.4G] C579 [2.3G] C580 [2.1F] C581 [2.3G] C582 [2.2F] C583 [2.4D] C584 [2.2G] C585 [2.4G] C586 [2.3G] C587 [2.3G] C588 [2.3G] C589 [2.3G] C590 [12.5E] C591 [2.4D] C592 [2.5G] C593 [2.2G] C594 [2.3G] C595 [7.4B] C596 [2.4D] C597 [9.3C] C598 [7.4A] C599 [7.4A] C600 [7.4A] C601 [7.4A] C602 [10.2B] C603 [2.4D] C604 [9.2C] C605 [2.4D] C606 [2.5F] C607 [2.3D] C608 [9.3C] C609 [12.4C]
C610 [6.4A] C611 [6.4A] C612 [6.4B] C613 [2.3D] C614 [9.3B] C615 [12.5B] C616 [10.3B] C617 [12.4C] C618 [9.3B] C619 [6.4A] C620 [6.4A] C621 [2.3D] C622 [9.2B] C623 [2.5G] C624 [2.3D] C625 [12.5D] C626 [2.5H] C627 [12.4C] C628 [2.5G] C629 [9.2B] C630 [2.3D] C631 [2.3D] C632 [2.3G] C633 [12.4C] C634 [9.2B] C635 [2.1H] C636 [2.3D] C637 [2.3D] C638 [2.2H] C639 [2.3D] C640 [2.3D] C641 [9.3A] C642 [2.2D] C643 [2.2D] C644 [2.2D] C645 [13.4A] C646 [13.4A] C647 [2.2D] C648 [13.4A] C649 [13.3A] C650 [2.2D] C651 [2.2D] C652 [13.4G] C653 [13.4E] C654 [13.4D] C655 [14.3D] C656 [14.4E] C657 [13.3E] C658 [2.1B] C659 [13.4C] C660 [13.3D] C661 [14.3E] C662 [13.3C] C663 [13.3C] C664 [2.1B] C665 [7.5F] C666 [14.3B] C667 [7.5F] C668 [14.3B] C669 [7.4F] C670 [7.4F] C671 [9.3F] C672 [6.5F] C673 [6.4F] C674 [6.4F] C675 [7.4F] C676 [7.4F] C677 [9.3G] C678 [7.5B] C679 [6.5F] C680 [6.4F] C681 [6.4F] CN1 [2.3C] D1 [7.2E] D2 [6.3E] D3 [6.3E] D4 [6.2E] D5 [6.2E] D6 [7.2E] D7 [7.3E] D8 [13.4E] D9 [13.4G] D501 [7.3E] D502 [9.3F] F501 [14.3C] G1 [2.3F] G1 [3.3C] G1 [6.4C] G1 [7.4C] G1 [9.4D 9.3D] G1 [10.3F 10.2C
10.4C] G1 [12.4D 12.2D
12.3D] J1 [6.4H] J2 [8.3E]
J3 [9.2H] J4 [7.3G] J5 [12.2G] J501 [12.2A] L1 [6.3F] L2 [6.2F] L3 [8.3D] L4 [8.3D] L5 [8.2D] L6 [13.2D] L7 [13.2D] L8 [13.3G] L9 [13.3G] L10 [13.3G] L501 [7.5F] L502 [7.2F] L503 [7.4F] L504 [7.3F] L505 [6.5F] L506 [6.4F] L507 [6.4F] L508 [7.4F] LB1 [14.3B] LB2 [13.2G] LB3 [13.2G] LB4 [9.2B] LB501 [3.5E] LB502 [7.3A] LB503 [6.3A] LB504 [2.5H] LB505 [9.2B] LB506 [12.4B] LB507 [9.3B] LB508 [9.3F] LB509 [7.4B] M1 [4.2B 4.4D
4.3C] M2 [5.2B 5.4D
5.3C] M501 [4.4C 4.2D
4.3D] M502 [5.4C 5.3D
5.2D] MEC1 [11.2H] MEC2 [11.2G] MEC3 [11.3H] MEC4 [11.3H] MEC5 [11.3H] MEC6 [11.3H] MEC7 [11.2H] Q1 [13.4F] Q2 [13.3E] Q3 [14.3F] Q4 [13.4F] Q5 [9.4B] Q6 [9.4B] Q501 [13.3B] Q502 [14.3E] Q503 [14.3D] Q504 [13.5C] Q505 [13.5C] R1 [6.2E] R2 [6.2E] R3 [7.3E] R4 [6.3E] R5 [6.3E] R6 [7.3E] R7 [13.2D] R8 [13.2D] R9 [13.2D] R10 [13.4F] R11 [13.5B] R12 [13.5B] R13 [2.1D] R14 [2.1D] R15 [13.4G] R16 [12.3G] R17 [11.2B] R18 [11.2A] R19 [11.2B] R20 [11.2A] R21 [11.3B] R22 [7.4C] R23 [11.2B] R24 [11.3B] R25 [6.5D] R26 [6.4D] R27 [6.4D] R28 [11.2A] R29 [10.3D] R30 [11.2B] R31 [11.2A] R32 [12.4C] R33 [12.5C] R34 [12.5E] R35 [12.4E]
R36 [12.2C] R37 [12.2C] R38 [12.3F] R39 [12.4F] R40 [12.2B] R41 [12.2B] R42 [3.4F] R43 [5.3C] R44 [5.3C] R45 [4.5C] R46 [4.5B] R47 [4.5B] R48 [3.3D] R49 [4.5B] R50 [5.5B] R51 [14.3F] R52 [3.4E] R53 [3.4E] R54 [3.4E] R55 [3.4E] R501 [5.5C] R502 [4.3C] R503 [5.5B] R504 [4.3C] R505 [5.5B] R506 [12.2B] R507 [12.2B] R508 [12.2B] R509 [12.2B] R510 [3.4D] R511 [3.4D] R512 [3.5A] R513 [3.5A] R514 [3.4D] R515 [9.2C] R516 [12.3E] R517 [7.4D] R518 [7.4D] R519 [12.3E] R520 [9.4C] R521 [7.5D] R522 [12.5F] R523 [7.4B] R524 [11.4B] R525 [11.4A] R526 [6.4B] R527 [12.5C] R528 [2.2D] R529 [9.4C] R530 [7.2D] R531 [7.1D] R532 [6.1D] R533 [6.2D] R534 [9.4A] R535 [9.4B] R536 [9.4B] R537 [13.3B] R538 [13.4B] R539 [13.4D] R540 [13.4F] R541 [13.4E] R542 [14.4F] R543 [13.4C] R544 [13.5E] R545 [14.4F] R546 [2.1D] R547 [14.3F] R548 [13.4C] R549 [14.3D] R550 [14.3F] R551 [14.3D] R552 [13.4B] R553 [13.4B] R554 [13.3E] R555 [14.2E] R556 [14.3E] R557 [13.3D] R558 [13.3C] R559 [13.5C] R560 [7.5D] R561 [7.4D] R562 [7.4D] R563 [7.5E] R564 [7.5A] R565 [6.2E] R566 [7.5A] R567 [6.5D] R568 [6.4D] R569 [6.4D] R570 [7.2E] R571 [7.4E] R572 [7.5E] R573 [7.4E] R574 [7.4E] R575 [7.5E] R576 [6.3E]
R577 [7.5E] R578 [7.4E] R579 [7.4E] R580 [9.3E] R581 [9.3F] R582 [7.3E] R583 [7.2E] R584 [7.2E] RP1 [3.3G 3.4G 3.4G
3.2G] RP2 [3.3G 3.3G 3.3G
3.3G] RP3 [3.2G 3.2G 3.2G
3.2G] RP4 [3.4G 3.2G 3.2G
3.4G] RP5 [3.2G 3.2G 3.3G
3.3G] RP6 [3.3G 3.3G 3.4G
3.3G] RP7 [3.3G 3.2G 3.2G
3.3G] RP8 [3.2G 3.3G 3.2G
3.3G] RP9 [3.2G 3.3G 3.4G
3.2G] RP10 [3.2G 3.3G 3.2G
3.2G] RP11 [3.4G 3.4G 3.3G
3.3G] RP12 [3.3G 3.4G 3.4G
3.3G] TP501 [3.3D] TP502 [3.3D] TP503 [3.3D] TP504 [3.3D] TP505 [3.4D] TP506 [3.3D] TP508 [12.2C] TP509 [12.2C] TP510 [9.2C] U1 [14.3B] U2 [12.3G] U501 [12.4G] U502 [14.4F] U503 [13.4D] U504 [6.3D 6.3D] U504 [7.3D 7.3D] U505 [7.5E 7.4E 7.4E
7.5E 7.5B] Y1 [12.4D] Y501 [12.5D]
1
2
3
4
5
ASSEMBLY
ALL NVIDIA DESIGN SPECIFICAT IONS, R EFERENC E SPECIFIC ATION S, REFER ENCE BOAR DS, FILES, DRAWING S, DIAG NOST ICS, LIST S AND O THER DO CUMEN TS OR I NFO RMATIO N (T OGET HER AND SEPAR ATELY, 'MAT ERIALS') ARE BEING PROVIDED 'AS IS'. TH E MA T ER IA L S MA Y CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTI ES, EXPRESSED, IM PLIED, STAT UTO RY OR O THER WISE WITH R ESPECT TO THE MAT ERIALS O R O T HE R WI SE, AND EXPR ESSLY DISCLAIMS ALL
PAGE DETAI L
C GE
www.vinafix.vn
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMO N & NO _STUFF ASSEMBLY NO TES AN D B O M N O T F IN A L <edit here to insert page detail>
NVIDIA CORPORATION
2701 SAN TOMAS EX PRES SWAY SANTA CL ARA, CA 95050, USA
NV_PN
600-10413-xxxx-000 A
<ENGINEER>
NAMEIMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FRO M A COU RSE OF DEALING , TRADE U SAGE, T RADE PRACT ICE, O R INDUSTRY STANDARDS.
PAGEID
02-OCT-2006
DATE
HFDBA
Loading...