ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ABDFH
PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
TABLE OF CONTENTS & REVISION HISTORY
EGC
www.vinafix.vn
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
NV43-U 500/500MHz 128MB DDR3 8MX32 DVI+VGA+HDTVOUT
NV43-U 500/500MHZ 128MB DDR3 8MX32 DVI+VGA+HD/VIVO
NV43-U 350/350MHZ 128MB DDR3 8MX32 DVI+VGA+HDTVOUT
NV43-U 400/400MHZ 128MB DDR3 8MX32 DVI+VGA+HDTVOUT
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
<UNDEFINED>
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
MS-8983 base on P216 Modify
MS-8983 base on P216 Modify
MS-8983 base on P216 Modify
Size Document NumberRev
Size Document NumberRev
Size Document NumberRev
Custom
Custom
Date:
Date:
Date:
Custom
Monday, May 23, 2005
Monday, May 23, 2005
Monday, May 23, 2005
1
1
1
Sheetof
Sheetof
Sheetof
4
5
00A
00A
00A
22
22
22
Page 2
3V3
1
2
3
4
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PCI EXPRESS 16X, NVVDD DECOUPLING CAPS,PEX_IOVDD/Q DECOUPLING CAPS
ON NV3x version's of G3
FB_DLLVDD will be routed on FB_PLLVDD
150-220R@100MHz
150-220R@100MHz
LB507
LB507
0603 COMMON
0603 COMMON
C674
C674
1UF
1UF
6.3V
6.3V
10%
10%
X5R
X5R
0402
0402
COMMON
COMMON
150-220R@100MHz
150-220R@100MHz
LB509
LB509
0603 COMMON
0603 COMMON
C672
C672
1UF
1UF
6.3V
6.3V
10%
10%
X5R
X5R
0402
0402
COMMON
COMMON
MIN_LINE_WIDTHNET
4MIL10MIL
10MIL
10MIL
NET_SPACING_RULE
10MIL4MIL
1
FBA_PLLVDD
FBA_PLLAVDD
DIFFPAIR
FBA_REFCLK
FBA_REFCLK*
IN
IN
IN
IN
GND
GND
FBVDD
GND
C856
C856
C594
10UF
10UF
6.3V
6.3V
20%
20%
X5R
X5R
0805
0805
COMMON
COMMON
C594
10UF
10UF
6.3V
6.3V
20%
20%
X5R
X5R
0805
0805
COMMON
COMMON
C597
C597
10UF
10UF
6.3V
6.3V
20%
20%
X5R
X5R
0805
0805
COMMON
COMMON
2
GND
C740
C740
10UF
10UF
6.3V
6.3V
20%
20%
X5R
GND
X5R
0805
0805
COMMON
COMMON
PLACE MIDWAY BETWEEN GPU AND MEMORY
PLACE NEAR GPU
FBVDD
R638
R638
10K
10K
5%
5%
0402
0402
NS
NS
FBA_CMD11
COMMON
COMMON
R640
R640
10K
10K
5%
5%
0402
0402
3
GND
CKE Stuff options for DDR3 configation for
on-die terminations at the memory
IMPORTANT FOR POWER ON INITIALIZATION OF DDR3 MEMS
NVVDD
C662
C662
4.7UF
4.7UF
6.3V
6.3V
10%
10%
X5R
X5R
0603
0603
COMMON
COMMON
C654
C654
4.7UF
4.7UF
6.3V
6.3V
10%
10%
X5R
X5R
0603
0603
COMMON
COMMON
A3V3
GND
DDR3: DETERMINES THE ODT VALUE FOR ADDR AND CONTROL PINS
CKE = 0 --> ODT = ZQ/2
CKE = 1 --> ODT = ZQ
4
GND
FBA_AVDD is TBD. This may not be hooked up on the Package.
5
ASSEMBLY
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ABDFH
PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
FBA MEMORY INTERFACE, GPU FBVDD/Q DECOUPLING CAPS
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ABDFH
Termination for Sub-Partition and CLK
MUST BE PLACED as close as possible to
the BGA memory on the line BEFORE the
MEMORY pin!!
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ABDFH
PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
FBA MEMORY FBVDD/Q DECOUPLING CAPS
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ABDFH
Termination for Sub-Partition and CLK
MUST BE PLACED as close as possible to
the BGA memory on the line BEFORE the
MEMORY pin!!
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ABDFH
PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
FBC MEMORY INTERFACE, GPU FBVTT
EGC
150-220R@100MHz
150-220R@100MHz
LB506
LB506
0603 COMMON
0603 COMMON
150-220R@100MHz
150-220R@100MHz
LB508
LB508
GND
HGFEDCBA
FBC_REFCLK
IN
FBC_REFCLK*
IN
FBC_PLLVDD
IN
FBC_PLLAVDD
IN
4MIL10MIL
10MIL
10MIL
10MIL
1
DIFFPAIRMIN_LINE_WIDTH
NETNET_SPACING_RULE
2
PLACE NEAR GPU
FBVDD
R606
R606
10K
10K
5%
5%
0402
0402
NS
NS
FBC_CMD11
R608
R608
10K
10K
5%
5%
0402
0402
COMMON
COMMON
GND
CKE Stuff options for DDR3 configation for
on-die terminations at the memory
IMPORTANT FOR POWER ON INITIALIZATION OF DDR3 MEMS
DDR3: DETERMINES THE ODT VALUE FOR ADDR AND CONTROL PINS
CKE = 0 --> ODT = ZQ/2
CKE = 1 --> ODT = ZQ
3
4
A3V3
C653
C653
4.7UF
4.7UF
6.3V
6.3V
10%
10%
X5R
X5R
0603
0603
COMMON
COMMON
NVVDD
GND
COMMON0603
COMMON0603
FBA_AVDD Connection is TBD. This may not be tied on the Package
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ABDFH
Termination for Sub-Partition and CLK
MUST BE PLACED as close as possible to
the BGA memory on the line BEFORE the
MEMORY pin!!
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ABDFH
PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
FBC MEMORY FBVDD/Q DECOUPLING CAPS, GPU GND CONNECTIONS
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ABDFH
Termination for Sub-Partition and CLK
MUST BE PLACED as close as possible to
the BGA memory on the line BEFORE the
MEMORY pin!!
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ABDFH
PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
MIOA & MIOB, FEATURE CONNECTOR
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ABDFH
PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
DACC FILTERS, DACC SYNC BUFFERS & DB15 MID
5V
D515
D515
SOT23
SOT23
3
100V
100V
100mA
100mA
COMMON
COMMON
12
5V
D514
D514
SOT23
SOT23
3
100V
100V
100mA
100mA
COMMON
COMMON
12
5V
DACC_VSYNC_BUFDACC_VSYNC_C
D516
D516
SOT23
SOT23
3
100V
100V
100mA
100mA
COMMON
COMMON
12
5V
DACC_HSYNC_BUFDACC_HSYNC_C
D518
D518
SOT23
SOT23
3
100V
100V
100mA
100mA
COMMON
COMMON
12
Place 0ohm Resistor Incident with Common Mode Choke
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
DACA FILTERS, DACA SYNC BUFFERS & DB15 SOUTH
R104
R104
75
75
R103
R103
1%
1%
2.2K
2.2K
0402
0402
5%
5%
COMMON
COMMON
0402
0402
NS
NS
R98
R98
R97
R97
75
75
2.2K
2.2K
1%
1%
5%
5%
0402
0402
0402
0402
COMMON
COMMON
NS
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ABDFH
NS
L17
C84
C84
22PF
22PF
50V
50V
5%
5%
NPO
NPO
0402
0402
COMMON
COMMON
L13 68nH
L13 68nH
C73
C73
22PF
22PF
50V
50V
5%
5%
NPO
NPO
0402
0402
COMMON
COMMON
DACA_G_F
68nHL17
68nH
L18
68nH
L18
COMMON0603
COMMON0603
C86
C86
22PF
22PF
50V
50V
5%
5%
NPO
NPO
0402
0402
COMMON
COMMON
DACA_B_F
COMMON0603
COMMON0603
C74
C74
22PF
22PF
50V
50V
5%
5%
NPO
NPO
0402
0402
COMMON
COMMON
68nH
0603
COMMON
0603
COMMON
L14 68nH
L14 68nH
COMMON0603
COMMON0603
EGC
www.vinafix.vn
C75
C75
22PF
22PF
50V
50V
5%
5%
NPO
NPO
0402
0402
COMMON
COMMON
C87
C87
22PF
22PF
50V
50V
5%
5%
NPO
NPO
0402
0402
COMMON
COMMON
DACA_GREEN_C
DACA_BLUE_C
FOR ESD DIODES
5V
Place in output filter section!
C815
C815
4.7UF
4.7UF
6.3V
6.3V
10%
10%
X5R
X5R
0603
0603
COMMON
COMMON
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
MS-8983 base on P216 Modify
MS-8983 base on P216 Modify
MS-8983 base on P216 Modify
Size Document NumberRev
Size Document NumberRev
Size Document NumberRev
Custom
Custom
Custom
Date:
Monday, May 23, 2005
Date:
Monday, May 23, 2005
Date:
Monday, May 23, 2005
13
13
13
Sheetof
Sheetof
Sheetof
5
00A
00A
00A
22
22
22
Page 14
DACB .. MiniDIN VIDEO IN/OUT CONNECTOR /STEREO GLASSES
For STEREO GLASSES 3pin MiniDIN only:
Stuff bead!
And replace 0 Ohm resistor with 220PF cap!
STEREO GLASSES BUFFER
Place close to MiniDIN connector!
17.5D> <<<19>>>
IN
LB4
LB4
150-220R@100MHz
150-220R@100MHz
0603 COMMON
0603 COMMON
C16
C16
220PF
220PF
50V
50V
5%
5%
NPO
NPO
0603
0603
COMMON
COMMON
LB5
LB5
150-220R@100MHz
150-220R@100MHz
COMMON
0603
COMMON
0603
C20
C20
220PF
220PF
50V
50V
5%
5%
NPO
NPO
0603
0603
COMMON
COMMON
C583
22PF
C583
22PF
0603 50V
0603 50V
5%
5%
NPO
NPO
COMMON
COMMON
L509
68nH
L509
68nH
COMMON
0603
COMMON
C584
C584
82PF
82PF
50V
50V
5%
5%
NPO
NPO
0603
0603
COMMON
COMMON
C557
C557
270PF
270PF
50V
50V
5%
5%
NPO
NPO
0603
0603
COMMON
COMMON
L504
0603
C556 22PF
C556 22PF
50V5%0603
50V5%0603
NPO
NPO
COMMON
COMMON
COMMON0603
COMMON0603
C582
C582
82PF
82PF
50V
50V
5%
5%
NPO
NPO
0603
0603
COMMON
COMMON
68nHL504
68nH
C555
C555
330PF
330PF
50V
50V
5%
5%
NPO
NPO
0603
0603
COMMON
COMMON
5V
R3
R3
10K
10K
5%
5%
0402
0402
COMMON
COMMON
STEREOSTEREO_5V
R8NS0
R8NS0
0402
0402
5%
5%
5V
3
12
5V
3
12
MDIN_CIN_CLAMP
A3V3
3
12
5V
D3
D3
SOT23
SOT23
100V
100V
100MA
100MA
COMMON
COMMON
D6
D6
SOT23
SOT23
100V
100V
100MA
100MA
COMMON
COMMON
D506
D506
SOT23
SOT23
100V
100V
100MA
100MA
COMMON
COMMON
C11
C11
.1UF
.1UF
10V
10V
10%
10%
X5R
X5R
0402
0402
COMMON
COMMON
R255%0
R255%0
COMMON0402
COMMON0402
DACB_CVBS_OUT
R561
R561
75
75
1%
1%
0402
0402
COMMON
COMMON
COMMON
COMMON
5%
5%
MINIDIN_CIN
I2CC_SDA
R560
R560
200
200
1%
1%
0402
0402
NS
NS
MINIDIN_CIN
R555
R555
56
56
5%
5%
0402
0402
COMMON
COMMON
3.5MIL
5V
D510
D510
SOT23
SOT23
3
100V
100V
100MA
100MA
COMMON
COMMON
12
R554 18
R554 18
0402
0402
5V
5
U1
U1
1
2
STEREO_BUF
4
SC70-5
SC70-5
COMMON
COMMON
3
I2CC_SCL
3.5MIL
BI
IN
17.1D<> 16.2E<> 14.3A<> <<<15,18,19>>>
17.1D< 16.2E<> 14.3A< <<<15,18,19>>>
1
2
15.2A<> 14.2A< <<<15>>>
OUT
3
4
SCL_C_STEREO
R24
33
R24
33
0402
0402
COMMON
COMMON
5%
5%
FOR DEBUG PURPOSES ONLY .. DEFAULT IS NO STUFF
5
ASSEMBLY
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ABDFH
PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
DACB FILTERS, MINIDIN CONNECTOR NORTH
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ABDFH
PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
PHILIPS SAA7115 VIDEO DECODER
EGC
www.vinafix.vn
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
MS-8983 base on P216 Modify
MS-8983 base on P216 Modify
MS-8983 base on P216 Modify
Size Document NumberRev
Size Document NumberRev
Size Document NumberRev
Custom
Custom
Date:
Date:
Date:
Custom
Monday, May 23, 2005
Monday, May 23, 2005
Monday, May 23, 2005
15
15
15
Sheetof
Sheetof
Sheetof
5
00A
00A
00A
22
22
22
Page 16
HGFEDCBA
INTERNAL TMDS .. LINK A & B
1
NOTE: GPU HAS ON DIE PULL UPS ON TMDS LINES .. EXTERNAL PULLUPS ADDED (FOR CYA) IN CASE ON-DIE CURRENT DRAW IS EXCESSIVE
2
TMDS_PLLVDD
C810
C810
4.7UF
4.7UF
6.3V
6.3V
10%
10%
X5R
X5R
0603
0603
COMMON
COMMON
GND
TMDS_IOVDD
3
GND
4
20.5G>
<<22>>>
5
TMDS_IOVDD BACKDRIVE PREVENTION
1B1C1E
1B1C1E
EN_FBVDD*
IN
LB522 150-220R@100MHz
LB522 150-220R@100MHz
IFPAB_PLLVDD
COMMON0603
COMMON0603
GND
LB528
150-220R@100MHz
LB528
150-220R@100MHz
COMMON
0603
COMMON
0603
C897
C897
4.7UF
4.7UF
6.3V
6.3V
10%
10%
X5R
X5R
0603
0603
COMMON
COMMON
12V
R662
R662
10K
10K
5%
5%
0402
0402
COMMON
COMMON
3
C
Q510
Q510
B
1
SOT23
SOT23
COMMON
COMMON
E
2
GND
C839
C839
4.7UF
4.7UF
6.3V
6.3V
10%
10%
X5R
X5R
0603
0603
COMMON
COMMON
C811
C811
1000PF
1000PF
16V
16V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
3V3
R660
R660
0
0
.05R
.05R
0603
0603
NS
NS
1AMP
1AMP
TMDS_IOBACK
A3V3
R661
R661
0
0
.05R
.05R
0603
0603
COMMON
COMMON
1AMP
1AMP
TMDS_GATE_IOBACK
IFPAB_PLLVDD
IFPAB_IOVDD
C862
C862
4700PF
4700PF
25V
25V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
TMDS_IOVDD
C67
C67
C69
C69
C873
.01UF
.01UF
16V
16V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
C71
C71
.01UF
.01UF
16V
16V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
C873
.01UF
.01UF
16V
16V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
C901
C901
.01UF
.01UF
16V
16V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
.01UF
.01UF
16V
16V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
LINK A & LINK B PULLUPS ... SHOULD BE PLACED AS CLOSE AS POSSIBLE TO GPU
TP_VPROBEAB
AM4
IFPABRSET
AL5
C874
C874
470PF
470PF
50V
50V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
AC9
IFPABRSET
R666
R666
1K
1K
1%
1%
0402
0402
COMMON
COMMON
AD9
AF9
AF8
C814
C814
4700PF
4700PF
25V
25V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
C870
C870
4.7UF
4.7UF
6.3V
6.3V
10%
10%
X5R
X5R
0603
0603
COMMON
COMMON
C851
C851
470PF
470PF
50V
50V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
C872
C872
4700PF
4700PF
25V
25V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
C834
C834
470PF
470PF
50V
50V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
GND
GND
TMDS_IOVDD
SOT23
SOT23
2S3
3.5R
+/-20V
3.5R
+/-20V
0.88A
50V
0.88A
50V
0.22A@31C
0.22A@31C
0.36W@25C
0.36W@25C
Q513
Q513
D
COMMON
COMMON
G
1
1G1D1S
1G1D1S
C891
C891
.01UF
.01UF
16V
16V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
GND
C893
C893
.01UF
.01UF
16V
16V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
GND
U11G
U11G
BGA820_P10_33X33MM
BGA820_P10_33X33MM
COMMON
COMMON
7/14 IFPAB
7/14 IFPAB
IFPAB_VPROBE
IFPAB_RSET
IFPAB_PLLVDD
IFPAB_PLLGND
IFPA_IOVDD
IFPB_IOVDD
COMMON1%0402
COMMON1%0402
49.9
49.9
COMMON
COMMON
1%
1%
49.9 R680
49.9
COMMON
COMMON
1%
1%
COMMON1%0402
COMMON1%0402
49.9
49.9
COMMON
COMMON
49.9
49.9
COMMON
COMMON
49.9
49.9
COMMON
COMMON
17.1D< <<<19>>>
R68749.9
R68749.9
49.9
49.9
COMMON
COMMON
R672
R672
0402
0402
49.9
49.9
COMMON
COMMON
R680
0402
0402
COMMON1%0402
COMMON1%0402
R67049.9
R67049.9
49.9
49.9
COMMON
COMMON
R691
R691
0402
0402
1%
1%
COMMON1%0402
COMMON1%0402
R688
R688
0402
0402
49.9
49.9
1%
1%
COMMON
COMMON
R678
R678
0402
0402
49.9 R685
49.9
1%
1%
IFPA_TXC
IFPA_TXC
IFPA_TXD0
IFPA_TXD0
IFPA_TXD1
IFPA_TXD1
IFPA_TXD2
IFPA_TXD2
IFPA_TXD3
IFPA_TXD3
IFPB_TXC
IFPB_TXC
IFPB_TXD4
IFPB_TXD4
IFPB_TXD5
IFPB_TXD5
IFPB_TXD6
IFPB_TXD6
IFPB_TXD7
IFPB_TXD7
IFPA_TXD*
IFPA_TXD
R686
R686
IFPA_TXD0*
0402
0402
1%
1%
IFPA_TXD0
R673
R673
IFPA_TXD1*
0402
0402
1%
1%
IFPA_TXD1
R67949.9
R67949.9
IFPA_TXD2*
IFPA_TXD2
R676
R676
0402
0402
1%
1%
IFPB_TXD4*
IFPB_TXD4
R69249.9
R69249.9
IFPB_TXD5*
IFPB_TXD5
R690
R690
IFPB_TXD6*
0402
0402
1%
1%
IFPB_TXD6
R685
0402COMMON
0402COMMON
1%
1%
IFPA_TXD*
AJ9
IFPA_TXD
AK9
IFPA_TXD0*
AJ6
IFPA_TXD0
AH6
IFPA_TXD1*
AH7
IFPA_TXD1
AH8
IFPA_TXD2*
AK8
IFPA_TXD2
AJ8
TP_ATXD3*
AH5
TP_ATXD3
AJ5
TP_BDTXC*
AL4
TP_BTXC
AK4
AM5
AM6
AL7
AM7
AK5
AK6
AL8
AK7
TP_BTXD7*
TP_BTXD7
IFPB_TXD4*
IFPB_TXD4
IFPB_TXD5*
IFPB_TXD5
IFPB_TXD6*
IFPB_TXD6
X_90ohm_0603
X_90ohm_0603
L6001X_90ohm_0603L6001X_90ohm_0603
L6003X_90ohm_0603L6003X_90ohm_0603
X_90ohm_0603
X_90ohm_0603
L6007
L6007
L6000X_90ohm_0603L6000X_90ohm_0603
L6002X_90ohm_0603L6002X_90ohm_0603
L6005
L6005
R7118
R7118
21
300
300
0402
0402
L6006X_90ohm_0603L6006X_90ohm_0603
5%
5%
COMMON
COMMON
R7119
R7119
R7120
R7120
300
300
0402
0402
5%
5%
COMMON
COMMON
300
300
0402
0402
5%
5%
COMMON
COMMON
R7121
R7121
12
300
300
0402
0402
5%
5%
COMMON
COMMON
R7122
R7122
21
300
300
0402
0402
5%
5%
COMMON
COMMON
R7123
R7123
R7124
R7124
300
300
0402
0402
34
21
5%
5%
COMMON
COMMON
300
300
0402
0402
5%
5%
COMMON
COMMON
R7126
R7126
300
300
0402
0402
21
5%
5%
COMMON
COMMON
300
300
0402
0402
5%
5%
COMMON
COMMON
R7128
R7128
34
21
300
300
0402
0402
5%
5%
300
300
0402
0402
COMMON
COMMON
5%
5%
COMMON
COMMON
300
300
0402
0402
5%
5%
COMMON
COMMON
Hotplug Detection
DVI_SOUTH_HPD
OUT
3.5MIL
R695
R695
10K
10K
5%
5%
0402
0402
COMMON
COMMON
5V
D522
D522
SOT23
SOT23
3
100V
100V
100MA
100MA
COMMON
COMMON
12
DVI_SOUTH_HPD_R
R696
1K
R696
1K
COMMON
COMMON
0402
0402
5%
5%
GND
12V UP AND 5V_ENBL* LOW .. TMDS_IOVDD ON
ASSEMBLY
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ABDFH
PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
TMDS LINK A/B & PU's, TMDS IO BACKDRIVE PREVENTION,DVI CONNECTOR SOUTH
EGC
R7116
R7116
300
300
0402
0402
5%
5%
COMMON
COMMON
R7117
R7117
12
300
300
0402
0402
5%
5%
COMMON
COMMON
43
34
R7125
R7125
34
R714_1
R714_1
300
300
0402
0402
5%
5%
COMMON
COMMON
43
34
R717_1
R717_1
300
300
0402
0402
5%
5%
COMMON
COMMON
R720_1
R720_1
300
300
0402
0402
5%
5%
COMMON
COMMON
ATXD0*
ATXD0
ATXD1*
ATXD1
ATXD2*
R723_1
R723_1
300
300
0402
0402
5%
5%
COMMON
COMMON
BTXD5*
BXD5
BXD6*
BXD4*
R723_3
R723_3
300
300
0402
0402
5%
5%
BTXD4
COMMON
COMMON
R723_4
R723_4
300
300
0402
0402
5%
5%
COMMON
COMMON
R7127
R7127
R7129
R7129
R723_5
R723_5
300
300
0402
0402
5%
5%
COMMON
COMMON
ATXD*
ATXD
DVI_HPD_0_C
BXD6
ATXD2
10.2F> <<<13>>>
IN
10.1F> <<<13>>>
IN
10.3F> <<<13>>>
IN
10.1A<> 10.4G> <<<13>>>
IN
10.1A<> 10.4G> <<<13>>>
IN
10.1A<> 10.4G> <<<13>>>
IN
10.3F> <<<13>>>
IN
TMDS_PLLVDD
TMDS_IOVDD
LB534
LB534
150-220R@100MHz
150-220R@100MHz
COMMON0603
COMMON0603
C909
C909
220PF
220PF
50V
50V
5%
5%
NPO
NPO
0603
0603
COMMON
COMMON
I2CA_SCL_C
I2CA_SDA_C
DACA_VSYNC_C
DACA_RED_C
DACA_GREEN_C
DACA_BLUE_C
DACA_HSYNC_C
BI
BI
BI
BI
DDC_5V
C35
C35
4700PF
4700PF
25V
25V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
GND
TX0-
DTXD4*
DTXD4
DTXD5*
DTXD5
DTXD6*
DTXD6
SHIELD1
25
17
TX0+
18
TX1ÂTX1+
10
TX2ÂTX2+
SHLD24
SHLD13
11
SHLD05
19
TX3-
12
TX3+
13
TX4ÂTX4+
TX5-
20
TX5+
21
DDCC
DDCD
VDDC
14
GND
15
SHLDC
22
TXC-
24
TXC+
23
VSYNC
HPD
16
R
C1
G
C2
B
C3
AGND1
C5
AGND2
C5A
HSYNC
C4
SHIELD2
26
J7
9
1
2
3
4
5
6
7
8
J7
17
17
19
19
CON_DVI_I_24_6_F_RA
CON_DVI_I_24_6_F_RA
COMMON
COMMON
N/A
N/A
065-00030-0002-000
065-00030-0002-000
824
824
16
16
C1
C1
C3
C3
C5A
C5A
C5
C5
C2C4
C2C4
GND
NETNAME
TMDS_PLLVDD
IFPAB_PLLVDD
TMDS_IOVDD
IFPAB_IOVDD
IFPABRSET
TMDS_IOBACK
12MIL3.3V
12MIL3.3V
12MIL3.3V
12MIL
12MIL
VOLTAGEMIN_LINE_WIDTH
3.3V12MIL
1
2
3
4
GND
5
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
MS-8983 base on P216 Modify
MS-8983 base on P216 Modify
MS-8983 base on P216 Modify
Size Document NumberRev
Size Document NumberRev
Size Document NumberRev
Custom
Custom
Date:
Date:
Date:
Custom
Monday, May 23, 2005
Monday, May 23, 2005
Monday, May 23, 2005
Sheetof
Sheetof
Sheetof
00A
00A
00A
16
22
16
22
16
22
www.vinafix.vn
Page 17
INTERNAL TMDS .. LINK C & D
HGFEDCBA
TMDS_IOVDD
R68349.9
R68349.9
COMMON1%0402
C884
C884
C881
.01UF
.01UF
16V
16V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
C881
.01UF
.01UF
16V
16V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
C896
C896
.01UF
.01UF
16V
16V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
C886
1
C886
.01UF
.01UF
16V
16V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
COMMON1%0402
49.9
49.9
COMMON
COMMON
49.9
49.9
COMMON
COMMON
COMMON1%0402
COMMON1%0402
GND
C895
C895
C890
C890
C906
.01UF
.01UF
16V
16V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
C906
.01UF
.01UF
16V
16V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
COMMON1%0402
COMMON1%0402
49.9
49.9
COMMON 0402
COMMON 0402
GND
.01UF
.01UF
16V
16V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
LINK C & LINK D PULLUPS ... SHOULD BE PLACED AS CLOSE AS POSSIBLE TO GPU
2
TP_VPROBECD
C802
C802
470PF
470PF
50V
50V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
IFPCD_RSET
R659
R659
1K
1K
1%
1%
0402
0402
COMMON
COMMON
C829
C829
470PF
470PF
50V
50V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
GND
TMDS_PLLVDD
LB519 150-220R@100MHz
LB519 150-220R@100MHz
COMMON0603
COMMON0603
C789
C789
4.7UF
4.7UF
6.3V
6.3V
10%
10%
X5R
X5R
0603
0603
COMMON
COMMON
GND
TMDS_IOVDD
LB525
150-220R@100MHzLB525
150-220R@100MHz
0603 COMMON
0603 COMMON
C865
3
C865
4.7UF
4.7UF
6.3V
6.3V
10%
10%
X5R
X5R
0603
0603
COMMON
COMMON
GND
IFPCD_PLLVDD
C795
C795
C788
C788
4700PF
4700PF
4.7UF
4.7UF
6.3V
6.3V
25V
25V
10%
10%
10%
10%
X5R
X5R
X7R
X7R
0402
0402
0603
0603
COMMON
COMMON
COMMON
COMMON
GND
IFPCD_IOVDD
C838
C838
C830
C830
4.7UF
4.7UF
4700PF
4700PF
6.3V
6.3V
25V
25V
10%
10%
10%
10%
X5R
X5R
X7R
X7R
0603
0603
0402
0402
COMMON
COMMON
COMMON
COMMON
C836
C836
C827
C827
470PF
470PF
4700PF
4700PF
25V
25V
50V
50V
10%
10%
10%
10%
X7R
X7R
X7R
X7R
0402
0402
0402
0402
COMMON
COMMON
COMMON
COMMON
49.9
49.9
COMMON
COMMON
R89
R89
0402
0402
49.9
49.9
1%
1%
COMMON
COMMON
R91
R91
0402
0402
1%
1%
COMMON1%0402
COMMON1%0402
R9549.9
R9549.9
49.9
49.9
COMMON
COMMON
R67149.9
R67149.9
COMMON1%0402
COMMON1%0402
R68149.9
R68149.9
0402COMMON
0402COMMON
49.9
49.9
1%
1%
COMMON
COMMON
R665
R665
1%
1%
U11H
U11H
BGA820_P10_33X33MM
BGA820_P10_33X33MM
COMMON
COMMON
8/14 IFPCD
8/14 IFPCD
AK3
IFPCD_VPROBE
AH3
IFPCD_RSET
AA10
IFPCD_PLLVDD
AB10
IFPCD_PLLGND
AD6
IFPC_IOVDD
AE7
IFPD_IOVDD
IFPC_TXC
IFPC_TXC*
R682
R682
IFPC_TXD0
0402
0402
1%
1%
IFPC_TXD0*
R87
R87
IFPC_TXD1
0402
0402
1%
1%
IFPC_TXD1*
R9049.9
R9049.9
IFPC_TXD2
IFPC_TXD2*
R93
R93
0402
0402
1%
1%
IFPD_TXD4
IFPD_TXD4*
R66749.9
R66749.9
IFPD_TXD5
IFPD_TXD5*
R677
R677
IFPD_TXD6
0402
0402
1%
1%
IFPD_TXD6*
R65749.9
R65749.9
0402COMMON
0402COMMON
1%
1%
IFPC_TXC*
AM3
IFPC_TXC
IFPC_TXC
AM2
IFPC_TXC
IFPC_TXD0
IFPC_TXD0
IFPC_TXD1
IFPC_TXD1
IFPC_TXD2
IFPC_TXD2
IFPD_TXC
IFPD_TXC
IFPD_TXD4
IFPD_TXD4
IFPD_TXD5
IFPD_TXD5
IFPD_TXD6
IFPD_TXD6
IFPC_TXD0*
AE1
IFPC_TXD0
AE2
IFPC_TXD1*
AF2
IFPC_TXD1
AF1
IFPC_TXD2*
AH1
IFPC_TXD2
AG1
TP_DTXC*
AH2
TP_DTXC
AG3
AJ1
AK1
AL1
AL2
AJ3
AJ2
IFPD_TXD4*
IFPD_TXD4
IFPD_TXD5*
IFPD_TXD5
IFPD_TXD6*
IFPD_TXD6
X_90ohm_0603
X_90ohm_0603
L7000X_90ohm_0603L7000X_90ohm_0603
X_90ohm_0603
X_90ohm_0603
L5411
L5411
L5381X_90ohm_0603L5381X_90ohm_0603
L5381_2X_90ohm_0603L5381_2X_90ohm_0603
L5381_3X_90ohm_0603L5381_3X_90ohm_0603
GND
R7130
R7130
L5391
L5391
300
300
R714_2
R714_2
0402
0402
300
300
5%
5%
0402
0402
COMMON
COMMON
5%
5%
COMMON
COMMON
R7131
R7131
43
12
300
300
0402
0402
5%
5%
R7132
R7132
COMMON
COMMON
43
12
R717_2
R717_2
300
300
0402
0402
L5401X_90ohm_0603L5401X_90ohm_0603
R7134
R7134
300
300
0402
0402
5%
5%
COMMON
COMMON
R7135
R7135
21
300
300
0402
0402
5%
5%
COMMON
COMMON
R7136
R7136
12
300
300
0402
0402
5%
5%
COMMON
COMMON
R7137
R7137
R7138
R7138
300
300
0402
0402
21
5%
5%
COMMON
COMMON
300
300
0402
0402
5%
5%
R7139
R7139
COMMON
COMMON
R7140
R7140
300
300
0402
0402
5%
5%
21
COMMON
COMMON
300
300
0402
0402
5%
5%
R7141
R7141
COMMON
COMMON
R7142
R7142
300
300
21
0402
0402
5%
5%
COMMON
COMMON
300
300
0402
0402
5%
5%
R7143
R7143
COMMON
COMMON
300
300
0402
0402
5%
5%
COMMON
COMMON
5%
5%
COMMON
COMMON
R7133
R7133
300
300
0402
0402
5%
5%
COMMON
COMMON
300
300
0402
0402
5%
5%
COMMON
COMMON
R720_2
R720_2
300
300
0402
0402
5%
5%
COMMON
COMMON
34
43
R723_6
R723_6
300
300
0402
0402
5%
5%
COMMON
COMMON
TXD4*
34
R723_7
R723_7
300
300
0402
0402
5%
5%
TXD4
COMMON
COMMON
TXD5*
TXD5
TXD6*
DVI_HPD_0_C
34
R723_8
R723_8
300
300
0402
0402
5%
5%
COMMON
COMMON
34
R723_9
R723_9
300
300
0402
0402
5%
5%
COMMON
COMMON
TXD6
CTXD0*
CTXD0
CTXD1*
CTXD1
CTXD2*
CTXD2
10.2F> <<<12>>>
IN
10.1F> <<<12>>>
IN
10.3F> <<<12>>>
IN
10.1A<> 10.4G> <<<12>>>
IN
10.1A<> 10.4G> <<<12>>>
IN
10.1A<> 10.4G> <<<12>>>
IN
10.3F> <<<12>>>
IN
GND
I2CB_SCL_C
I2CB_SDA_C
DACC_VSYNC_C
DACC_RED_C
DACC_GREEN_C
DACC_BLUE_C
DACC_HSYNC_C
C35_1
C35_1
4700PF
4700PF
25V
25V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
DDC_5V
SHIELD1
25
TX0-
TX0+
TX1ÂTX1+
TX2ÂTX2+
SHLD24
SHLD13
SHLD05
DTXD4*
TX3-
DTXD4
TX3+
DTXD5*
TX4-
DTXD5
TX4+
DTXD6*
TX5-
DTXD6
TX5+
DDCC
DDCD
VDDC
GND
SHLDC
TXCÂTXC+
VSYNC
HPD
R
G
B
AGND1
AGND2
HSYNC
SHIELD2
17
18
9
10
1
2
3
11
19
12
13
4
5
20
21
6
7
14
15
22
24
23
8
16
C1
C2
C3
C5
C5A
C4
26
J5
J5
17
17
19
19
CON_DVI_I_24_6_F_RA
CON_DVI_I_24_6_F_RA
COMMON
COMMON
N/A
N/A
065-00030-0002-000
065-00030-0002-000
824
824
16
16
C1
C1
C3
C3
C5A
C5A
C5
C5
C2C4
C2C4
GND
1
2
3
4
Hotplug Detection
5V
17.1D< <<<19>>>
DVI_MID_HPD
OUT
5
3.5MIL
R618
R618
COMMON
COMMON
10K
10K
5%
5%
0402
0402
D517
D517
SOT23
SOT23
3
100V
100V
100MA
100MA
COMMON
COMMON
12
DVI_MID_HPD_R
R619
1K
R619
1K
0402
0402
COMMON
COMMON
5%
5%
GND
ASSEMBLY
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ABDFH
PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
TMDS LINK C/D & PU's,DVI CONNECTOR MID
EGC
www.vinafix.vn
LB511
LB511
0603 COMMON
0603 COMMON
150-220R@100MHz
150-220R@100MHz
NETNAMEVOLTAGEMIN_LINE_WIDTH
C700
C700
220PF
220PF
50V
50V
5%
5%
NPO
NPO
0603
0603
COMMON
COMMON
IFPCD_RSET
BI
IFPCD_PLLVDD
BI
IFPCD_IOVDD
BI
12MIL
12MIL3.3V
12MIL3.3V
GND
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
MS-8983 base on P216 Modify
MS-8983 base on P216 Modify
MS-8983 base on P216 Modify
Size Document NumberRev
Size Document NumberRev
Size Document NumberRev
Custom
Custom
Date:
Date:
Date:
Custom
Monday, May 23, 2005
Monday, May 23, 2005
Monday, May 23, 2005
Sheetof
Sheetof
Sheetof
4
5
00A
00A
00A
17
22
17
22
17
22
Page 18
4-Pin Video In, 12-pin Video In connectors
HGFEDCBA
1
2
3
4
5
EXTERNAL 4-PIN VIDEO IN CONNECTOR
<<<15>>>
<<<15>>>
<<<15>>>
16.4G<>
14.2A<
16.4G<>
14.2A<
Out to Philips
16.4G<>
14.2A<
VIDINT_Y_CVBSIN
OUT
VIDINT_CIN
OUT
VIDINT_CVBSIN
OUT
14.3A< 16.4G<> <<<15>>>
OUT
R552
R552
56
56
5%
5%
0402
0402
COMMON
COMMON
R550
R550
56
56
5%
5%
0402
0402
COMMON
COMMON
R549
R549
56
56
5%
5%
0402
0402
COMMON
COMMON
SEC_CVBS1
R553
R553
0402
0402
5%
5%
R551
0402 COMMON
0402 COMMON
5%
5%
R559
04025%COMMON
04025%COMMON
18
18
COMMON
COMMON
18R551
18
18R559
18
GND
R518
R518
56
56
5%
5%
0402
0402
COMMON
COMMON
R517
R517
0402
0402
XTAL/PLLVDD
A3V3
LB513
150-220R@100MHz
LB513
150-220R@100MHz
COMMON
0603
COMMON
C741
C741
4.7UF
4.7UF
10%6.3V
10%6.3V
X5R
X5R
0603
0603
COMMON
COMMON
GND
A3V3
GND
0603
LB512 150-220R@100MHz
LB512 150-220R@100MHz
C761
C761
4.7UF
4.7UF
6.3V
6.3V
10%
10%
X5R
X5R
0603
0603
COMMON
COMMON
COMMON0603
COMMON0603
VID_PLLVDD
C737
C737
4.7UF
4.7UF
6.3V
6.3V
10%
10%
X5R
X5R
0603
0603
COMMON
COMMON
C785
C785
.1UF
.1UF
10V 10%
10V 10%
X5R
X5R
0402
0402
COMMON
COMMON
C768
C768
.1UF
.1UF
10V 10%
10V 10%
X5R
X5R
0402
0402
COMMON
COMMON
C548
22PFC548
22PF
0603
50V
0603
50V
5%
5%
NPO
NPO
COMMON
VIDINT_Y_F
5V
D505
D505
SOT23
SOT23
3
100V
100V
100MA
100MA
COMMON
COMMON
12
VIDINT_C_F
5V
D504
D504
SOT23
SOT23
3
100V
100V
100MA
100MA
COMMON
COMMON
12
VIDINT_CVBS_F
5V
D503
D503
SOT23
SOT23
3
100V
100V
100MA
100MA
COMMON
COMMON
12
SEC_CVBS1A
18
18
COMMON
COMMON
5%
5%
C752
C752
4700PF
4700PF
10%
25V
10%
25V
X7R
X7R
0402
0402
COMMON
COMMON
C763
C763
4700PF
4700PF
10%
10%
25V
25V
X7R
X7R
0402
0402
COMMON
COMMON
L507
C566
C566
330PF
330PF
50V
50V
5%
5%
NPO
NPO
0603
0603
COMMON
COMMON
C547 22PF
C547 22PF
0603 50V
0603 50V
L506 68nH
L506 68nH
C565
C565
330PF
330PF
50V
50V
5%
5%
NPO
NPO
0603
0603
COMMON
COMMON
C546
0603 50V
0603 50V
L505
C564
C564
330PF
330PF
50V
50V
5%
5%
NPO
NPO
0603
0603
COMMON
COMMON
L501
L501
0603 COMMON
0603 COMMON
PLLVDD
40mA
VID_PLLVDD
40mA
COMMON
COMMON0603
COMMON0603
5%
5%
NPO
NPO
COMMON
COMMON
COMMON0603
COMMON0603
22PFC546
22PF
5%
5%
NPO
NPO
COMMON
COMMON
COMMON0603
COMMON0603
R78
R78
10K
10K
5%
5%
0402
0402
COMMON
COMMON
68nHL507
68nH
68nHL505
68nH
68nH
68nH
GND
SEC_LUMA
C532
C532
270PF
270PF
50V
50V
5%
5%
NPO
NPO
0603
0603
COMMON
COMMON
SEC_CHROMA
C531
C531
270PF
270PF
50V
50V
5%
5%
NPO
NPO
0603
0603
COMMON
COMMON
SEC_CVBS
C530
C530
270PF
270PF
50V
50V
5%
5%
NPO
NPO
0603
0603
COMMON
COMMON
TUNER_CVBS
C501
C501
330PF
330PF
50V
50V
5%
5%
NPO
NPO
0402
0402
NS
NS
GND
U11L
U11L
BGA820_P10_33X33MM
BGA820_P10_33X33MM
COMMON
COMMON
13/14 XTAL_PLL
13/14 XTAL_PLL
T9
PLLVDD
T10
VID_PLLVDD
U10
PLLGND
GND
T1
XTALSSIN
U1
XTALIN
XTALIN
C62
C62
18PF
18PF
50V
50V
5%
5%
NPO
NPO
0402
0402
COMMON
COMMON
GND
Place in the area around connector
5V5V
C18
C18
.1UF
.1UF
10V
10V
10%
10%
X5R
X5R
0402
0402
COMMON
COMMON
J2
J2
1
2
MALE
MALE
2.54MM
2.54MM
3
90
90
4
CON_PC-AUDIO_4_M_RA_PI100_H
CON_PC-AUDIO_4_M_RA_PI100_H
COMMON
COMMON
STANDARD VIDEO FILTERS WILL BE PLACED ON PCI TUNER CARD.
IF ONLY INTERNAL VIDEO IS USED, THEN FILTER MAY NEED TO BE STUFFED
XTALOUTBUFF
XTALOUT
Y1
27 MHZ
27 MHZ
10 PPM
XTAL_4_SMT_LP_H10SY110 PPM
XTAL_4_SMT_LP_H10S
COMMON
COMMON
C19
C19
.1UF
.1UF
10V
10V
10%
10%
X5R
X5R
0402
0402
COMMON
COMMON
XTALOUT
EXTERNAL 12-PIN PVA CONNECTOR
PVA CONNECTOR AND 4-PIN CONNECTOR SHARE THE SAME FILTERS .. LOCATION 12-PIN AND 4-PIN NEXT TO EACH OTHER
GND
12V
GND
C12
C12
220PF
220PF
50V
50V
5%
5%
NPO
NPO
0603
0603
COMMON
COMMON
GND
MIN_LINE_WIDTH
5MIL
5MIL
12MIL
12MIL
1
J1
J1
2
MALE
MALE
3
2MM
2MM
0
0
4
CON_TH_ST_WAFER232_1X12_PI79
CON_TH_ST_WAFER232_1X12_PI79
5
COMMON
COMMON
6
7
8
9
10
11
12
C9
C9
1UF
1UF
25V
25V
10%
10%
X7R
X7R
0805
0805
COMMON
COMMON
3.5MIL
NET_SPACING_RULE
20MIL
20MIL
20MIL
20MIL
20MIL
20MIL
20MIL
20MIL
20MIL
20MIL
20MIL
20MIL
PCI TUNER / INTERNAL VIDEO NOTES:
5V
1X5 header can be used if only internal video is required.
1X12 header will be populated for both PCI tuner and internal video.
R29
R29
3.3K
3.3K
5%
5%
0402
0402
COMMON
COMMON
14.3A<> 15.1H<> 17.1D<> <<<14,15,19>>>
14.3A< 15.1H< 17.1D< <<<14,15,19>>>
17.1D< <<<19>>>
OUT
I2CC_SDAI2CC_SDA_TUN
BI
I2CC_SCLI2CC_SCL_TUN
TUNER_IRQ
BI
3.5MIL
LB3
150-220R@100MHzLB3
150-220R@100MHz
0603 COMMON
0603 COMMON
LB2
150-220R@100MHzLB2
150-220R@100MHz
0603 COMMON
0603 COMMON
LB1
LB1
150-220R@100MHz
150-220R@100MHz
0603
COMMON
0603
COMMON
R28
R28
3.3K
3.3K
5%
5%
0402
0402
COMMON
COMMON
GNDGND
SEC_CVBS
SEC_LUMA
SEC_CHROMA
TUNER_CVBS
TUNER_IRQ_C
C14
C14
220PF
220PF
50V
50V
5%
5%
NPO
NPO
0603
0603
COMMON
COMMON
C13
C13
220PF
220PF
50V
50V
5%
5%
NPO
NPO
0603
0603
COMMON
COMMON
GND
NETNAME
VIDINT_Y_CVBSIN
14.2A< 16.1A> <<<15>>>
BI
VIDINT_CIN
14.2A< 16.2A> <<<15>>>
BI
VIDINT_CVBSIN
14.2A< 16.2A> <<<15>>>
BI
SEC_CVBS1
14.3A< 16.3A> <<<15>>>
BI
VIDINT_Y_F
BI
XTALOUTBUFFXTALSSIN
T2
U2
C64
C64
18PF
18PF
50V
50V
5%
5%
NPO
NPO
0402
0402
COMMON
COMMON
GND
R77
R77
330
330
5%
5%
0402
0402
COMMON
COMMON
GND
VIDINT_C_F
BI
VIDINT_CVBS_F
BI
SEC_CVBS1A
BI
SEC_LUMA
BI
SEC_CHROMA
BI
SEC_CVBS
BI
TUNER_CVBS
BI
XTALIN
XTALOUT
IN
IN
PLLVDD
IN
VID_PLLVDD
IN
1
2
3
4
5
ASSEMBLY
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ABDFH
PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
4-PIN & 12-PIN VIDEO HEADERS, XTAL
EGC
www.vinafix.vn
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
MS-8983 base on P216 Modify
MS-8983 base on P216 Modify
MS-8983 base on P216 Modify
Size Document NumberRev
Size Document NumberRev
Size Document NumberRev
Custom
Custom
Date:
Date:
Date:
Custom
Monday, May 23, 2005
Monday, May 23, 2005
Monday, May 23, 2005
18
18
18
Sheetof
Sheetof
Sheetof
00A
00A
00A
22
22
22
Page 19
Place Close to GPU
3V3
Use 10MIL Guard(GND) Trace around THERMDC and THERMDA
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ABDFH
PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL
JTAG, BIOS ROM, HDCP ROM, FAN CONTROL, TEMP SENSOR & GPIO's
EGC
3V3
R504
R504
1K
1K
5%
5%
0402
0402
NS
NS
R509
R509
1K
1K
5%
5%
0402
0402
COMMON
COMMON
GND
BIOS (serial)
SROM MAPPING
ROM
SO
SI
SCK
1G1D1S
1G1D1S
3
D
Q15
Q15
SOT23
SOT23
G
1
COMMON
COMMON
S
2
50V
50V
0.22A@31C
0.22A@31C
3.5R
3.5R
0.88A
0.88A
0.36W@25C
0.36W@25C
+/-20V
+/-20V
1G1D1S
1G1D1S
3
D
Q507
Q507
SOT23
SOT23
G
1
COMMON
COMMON
S
2
50V
50V
0.22A@31C
0.22A@31C
3.5R
3.5R
0.88A
0.88A
0.36W@25C
0.36W@25C
+/-20V
+/-20V
GNDGND
17.4D>
17.4D>
17.4D>
17.4D>
NV4x
ROM_SO
ROM_SI
ROM_SCK
ROM_CS*CS*
R99
R99
1K
1K
5%
5%
0402
0402
COMMON
COMMON
FAN_PWM_B
BI
BI
BI
BI
FAN_THERM_BYPASS
ROMCS*
ROM_SI
ROM_SO
ROM_SCLK
HGFEDCBA
C89
C89
10UF
10UF
16V
16V
20%
20%
X7R
X7R
1206
1206
COMMON
COMMON
SW SIDE
FAN
FAN
+12V
1
GND
2
J9
J9
MALE
MALE
2.5MM
2.5MM
0
0
CON_HDR_1X2_M_P25_H
CON_HDR_1X2_M_P25_H
COMMON
COMMON
1
12V
C90
C78
C78
1UF
1UF
D15
D15
12
25V
25V
10%
10%
DIODE_SOD323
DIODE_SOD323
X7R
X7R
40V
40V
0805
0805
400MA
400MA
COMMON
COMMON
COMMON
COMMON
FAN_PWM_C
L19 22uH
Q16
Q16
SOT23
SOT23
COMMON
COMMON
3
2
20V
20V
3.4A
3.4A
0.08R
0.08R
20A
20A
0.8W@70C
0.8W@70C
+/-12V
+/-12V
L19 22uH
IND_SMD_4_5X4_0COMMON
IND_SMD_4_5X4_0COMMON
GND
1G1D1S
1G1D1S
D
G
1
S
C90
1UF
1UF
16V
16V
10%
10%
X7R
X7R
0805
0805
NS
NS
FAN_PWM_D
GND
R96
R96
0
0
5%
5%
0402
0402
NS
NS
2
3
A3V3
U10
7
3
1
5
2
6
U10
SO8_150MIL
SO8_150MIL
SO8
SO8
COMMON
COMMON
HOLD8VCC
WP
CS
SI
SO
SCK
C52
C52
.1UF
.1UF
10V
10V
10%
10%
X5R
X5R
4
GND
0402
0402
COMMON
COMMON
4
R74
R74
10K
10K
5%
5%
0402
0402
COMMON
3.5MIL
3.5MIL
3.5MIL
3.5MIL
COMMON
GND
NETNAME
THERMDC
THERMDA
BI
BI
FAN_PWM_B
BI
FAN_PWM_C
BI
FAN_PWM_D
BI
MIN_LINE_WIDTHVOLTAGE
10MIL
10MIL
12MIL
12MIL
12MIL
5
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
Micro-Star International Co., LTD.
MS-8983 base on P216 Modify
MS-8983 base on P216 Modify
MS-8983 base on P216 Modify
Size Document NumberRev
Size Document NumberRev
Size Document NumberRev
Custom
Custom
Date:
Date:
Date:
Custom
Monday, May 23, 2005
Monday, May 23, 2005
Monday, May 23, 2005
Sheetof
Sheetof
Sheetof
00A
00A
00A
19
22
19
22
19
22
www.vinafix.vn
Page 20
BIOS, Straps, Misc
HGFEDCBA
Straps
NV_STRAP_0
1
13.1G<> <<<11>>>
13.1E<> 13.1G<> 14.3A<> <<<11,15>>>
2
3
13.5H<> <<<11>>>
4
MIOAD[11..0]
BI
MIOBD[11..0]
BI
MIOA_HSYNC
BI
MIOAD0
0
MIOAD1
1
MIOAD2
2
MIOAD3
3
MIOAD4
4
MIOAD5
5
MIOAD6
6
MIOAD7
7
MIOAD8
8
MIOAD9
9
MIOAD10
10
MIOAD11
11
MIOBD0
0
MIOBD1
1
MIOBD2
2
MIOBD3
3
MIOBD4
4
MIOBD5
5
MIOBD6
6
MIOBD7
7
MIOBD8
8
MIOBD9
9
MIOBD10
10
MIOBD11
11
R15
R15
0402
0402
5%
5%
R511
R511
0402
0402
5%
5%
R514
R514
0402 COMMON
0402 COMMON
5%
5%
R515
R515
0402 COMMON
0402 COMMON
5%
5%
R14
R14
0402 COMMON
0402 COMMON
5%
5%
R63
R63
5%
5%
R66
R66
0402 COMMON
0402 COMMON
5%
5%
R58
R58
0402
0402
5%
5%
R510
R510
5%
5%
R82
R82
0402
0402
5%
5%
R55
R55
0402
0402
5%
5%
R18
R18
5%
5%
R11
R11
0402
0402
5%
5%
R19
R19
0402 COMMON
0402 COMMON
5%
5%
R9
R9
0402
0402
5%
5%
10K
10K
10K
10K
10K
10K
10K
10K
10K
10K
10K
10K
10K
10K
10K
10K
10K
10K
10K
10K
10K
10K
10K
10K
10K
10K
10K
10K
STUFF 2.0K
BOND OPTION 0 = DISCRETE
MIOAD1
COMMON
COMMON
MIOBD0
COMMON
COMMON
MIOBD1
MIOBD8
MIOBD9
MIOBD4
COMMON0402
COMMON0402
MIOBD5
MIOBD3
COMMON
COMMON
MIOBD11
COMMON0402
COMMON0402
MIOBD10
COMMON
COMMON
R83, R80 DELETED
10K
10K
COMMON
COMMON
COMMON0402
COMMON0402
COMMON
COMMON
COMMON
COMMON
MIOAD0
MIOAD6
MIOAD8
MIOAD9
CHANGED FROM MIOA<2,3,4,5>
CHANGED FROM:MIOA_HSYNC
MIOAD2
-----------------------------------------------------------------------------------------------------------------------------------------------------ÂBIT FUNCTION MAP/MEP/SQUISH PIN (RTL Name) NORMAL PIN (RTL Name) REQUIED ON BOARD?
-----------------------------------------------------------------------------------------------------------------------------------------------------Â0 PCI_AD `NV_PEXTDEV_BOOT_0_STRAP_PCI_AD_NORMAL `NV_PEXTDEV_BOOT_0_STRAP_PCI_AD_NORMAL PCI/AGP_ONLY
1 SUB_VENDOR MIOAD1 (Ccira_data[1]) MIOAD1 (Ccira_data[1]) YES
2 RAMCFG[0] MIOAD2 (Ccira_data[2]) MIOAD2 (Ccira_data[2]) NO
3 RAMCFG[1] MIOAD3 (Ccira_data[3]) MIOAD3 (Ccira_data[3]) NO
4 RAMCFG[2] MIOAD4 (Ccira_data[4]) MIOAD4 (Ccira_data[4]) NO
5 RAMCFG[3] MIOAD5 (Ccira_data[5]) MIOAD5 (Ccira_data[5]) NO
6 CRYSTAL0 MIOBD2 (Ccirb_data[2]) MIOBD2 (Ccirb_data[2]) NO
7 TVMODE[0] MIOAD7 (Ccira_data[7]) MIOAD7 (Ccira_data[7]) NO
8 TVMODE[1] MIOAD10 (Ccira_data[10]) MIOAD10 (Ccira_data[10]) NO
9 AGP_4X `NV_PEXTDEV_BOOT_0_STRAP_AGP_4X_DISABLED `NV_PEXTDEV_BOOT_0_STRAP_AGP_4X_DISABLED NO
10 AGP_SBA `NV_PEXTDEV_BOOT_0_STRAP_AGP_SBA_DISABLED `NV_PEXTDEV_BOOT_0_STRAP_AGP_SBA_DISABLED NO
11 AGP_FASTWR `NV_PEXTDEV_BOOT_0_STRAP_AGP_FASTWR_DISABLED `NV_PEXTDEV_BOOT_0_STRAP_AGP_FASTWR_DISABLED NO
12 PCI_DEVID10[0] MIOBD4 (Ccirb_data[4]) MIOBD4 (Ccirb_data[4]) NO
13 PCI_DEVID10[1] MIOBD5 (Ccirb_data[5]) MIOBD5 (Ccirb_data[5]) NO
14 AGP `NV_PEXTDEV_BOOT_0_STRAP_BUS_TYPE_AGP `NV_PEXTDEV_BOOT_0_STRAP_BUS_TYPE_AGP PCI/AGP_ONLY
15 FP_IFACE `NV_PEXTDEV_BOOT_0_STRAP_FP_IFACE_12BIT `NV_PEXTDEV_BOOT_0_STRAP_FP_IFACE_12BIT NO
16 USER[0] MIOBD0 (Ccirb_data[0]) MIOBD0 (Ccirb_data[0]) NO
17 USER[1] MIOBD1 (Ccirb_data[1]) MIOBD1 (Ccirb_data[1]) NO
18 USER[2] MIOBD8 (Ccirb_data[8]) MIOBD8 (Ccirb_data[8]) NO
19 USER[3] MIOBD9 (Ccirb_data[9]) MIOBD9 (Ccirb_data[9]) NO
20 PCI_DEVID32[0] MIOBD3 (Ccirb_data[3]) MIOBD3 (Ccirb_data[3]) NO
21 PCI_DEVID32[1] MIOA_HSYNC (ccira_hsync) MIOA_HSYNC (ccira_hsync) NO
22 CRYSTAL1 MIOBD6 (Ccirb_data[6]) MIOBD6 (Ccirb_data[6]) NO
23 FB[0] 0 0 NO
24 FB[1] 1 1 NO
25 BR ROM_SI (Rom_si) ROM_SI (Rom_si) MCHIP
26 BR_128M `NV_PEXTDEV_BOOT_0_STRAP_BR_REG_128M_DISABLED `NV_PEXTDEV_BOOT_0_STRAP_BR_REG_128M_DISABLED NO
27 BR_AGP `NV_PEXTDEV_BOOT_0_STRAP_BR_AGP_DEV_DISABLED `NV_PEXTDEV_BOOT_0_STRAP_BR_AGP_DEV_DISABLED NO
28 BR_IO `NV_PEXTDEV_BOOT_0_STRAP_BR_IO_DEV_DISABLED `NV_PEXTDEV_BOOT_0_STRAP_BR_IO_DEV_DISABLED NO
29 ROMTYPE[0] MIOBD10 (Ccirb_data[10]) MIOBD10 (Ccirb_data[10]) YES
30 ROMTYPE[1] MIOBD11 (Ccirb_data[11]) MIOBD11 (Ccirb_data[11]) YES
NV_STRAP_1
-----------------------------------------------------------------------------------------------------------------------------------------------------ÂBIT FUNCTION MAP/MEP/SQUISH PIN (RTL Name) NORMAL PIN (RTL Name) REQUIED ON BOARD?
-----------------------------------------------------------------------------------------------------------------------------------------------------Â0 1394 `NV_PEXTDEV_BOOT_3_STRAP_1_1394_DISABLED `NV_PEXTDEV_BOOT_3_STRAP_1_1394_DISABLED NO
1 1394_PHY `NV_PEXTDEV_BOOT_3_STRAP_1_1394_PHY_DISABLED `NV_PEXTDEV_BOOT_3_STRAP_1_1394_PHY_DISABLED NO
2 1394_PHY_PWRCLASS[0] 0 0 NO
3 1394_PHY_PWRCLASS[1] 0 0 NO
4 VGA_DEVICE `NV_PEXTDEV_BOOT_3_STRAP_1_VGA_DEVICE_ENABLED `NV_PEXTDEV_BOOT_3_STRAP_1_VGA_DEVICE_ENABLED NO
5 MEM_LSB_SWAP `NV_PEXTDEV_BOOT_3_STRAP_1_MEM_LSB_SWAP_DISABLED `NV_PEXTDEV_BOOT_3_STRAP_1_MEM_LSB_SWAP_DISABLED NO
6 BR_LAST_DEV `NV_PEXTDEV_BOOT_3_STRAP_1_BR_LAST_DEV_DISABLED `NV_PEXTDEV_BOOT_3_STRAP_1_BR_LAST_DEV_DISABLED NO
7 BR_BAR1_BCASTONLY `NV_PEXTDEV_BOOT_3_STRAP_1_BR_BAR1_BCASTONLY_ENABLED `NV_PEXTDEV_BOOT_3_STRAP_1_BR_BAR1_BCASTONLY_ENABLED NO
8 SUBSYSTEM_USER `NV_PEXTDEV_BOOT_3_STRAP_1_SUBSYSTEM_USER_DISABLED `NV_PEXTDEV_BOOT_3_STRAP_1_SUBSYSTEM_USER_DISABLED NO
9 BOARD `NV_PEXTDEV_BOOT_3_STRAP_1_BOARD_0 `NV_PEXTDEV_BOOT_3_STRAP_1_BOARD_0 NO
10 FPB_IFACE `NV_PEXTDEV_BOOT_3_STRAP_1_FPB_IFACE_12BIT `NV_PEXTDEV_BOOT_3_STRAP_1_FPB_IFACE_12BIT NO
11 PEX_PLL_EN_TERM100 MIOAD0 (Ccira_data[0]) MIOAD0 (Ccira_data[0]) YES
12 3GIO_PADCFG_LUT_ADR[0] MIOAD6 (Ccira_data[6]) MIOAD6 (Ccira_data[6]) YES
13 3GIO_PADCFG_LUT_ADR[1] MIOAD8 (Ccira_data[8]) MIOAD8 (Ccira_data[8]) YES
14 3GIO_PADCFG_LUT_ADR[2] MIOAD9 (Ccira_data[9]) MIOAD9 (Ccira_data[9]) YES
155-00002-0000-000 SCREW PHIL PAN HD SS MACH 4-40 3/16
PCB
PCB
BRKT_ADVIDB15S_BDVIDB15S_CDIN_2
BRKT_ADVIDB15S_BDVIDB15S_CDIN_2
COMMON
COMMON
1
MECH. MOUNTING TOP
MECH. MOUNTING TOP
1
2
3
4
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL
IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
ABDFH
GND
ASSEMBLY
PAGE DETAIL
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL