![](/html/59/5999/5999265e6444fa243824fdbd34b2da21420d218c803bb25769e3f0217ae6cff8/bg1.png)
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
3–1
REV 3
Motorola, Inc. 1996
5/95
÷
4 Divider
The MC10EL/100EL33 is an integrated ÷4 divider. The differential
clock inputs and the VBB allow a differential, single-ended or AC coupled
interface to the device. If used, the VBB output should be bypassed to
ground with a 0.01µF capacitor. Also note that the VBB is designed to be
used as an input bias on the EL33 only , the VBB output has limited current
sink and source capability.
The reset pin is asynchronous and is asserted on the rising edge.
Upon power-up, the internal flip-flops will attain a random state; the reset
allows for the synchronization of multiple EL33’s in a system.
• 650ps Propagation Delay
• 4.0GHz Toggle Frequency
• High Bandwidth Output Transitions
• 75kΩ Internal Input Pulldown Resistors
• >1000V ESD Protection
LOGIC DIAGRAM AND PINOUT ASSIGNMENT
4
3
1
2
5
6
78Q
V
EE
V
CC
QCLK
V
BB
R
÷4
Reset
CLK
MC10EL33
MC100EL33
PIN FUNCTION
CLK Clock Inputs
Reset Asynch Reset
V
BB
Ref Voltage Output
Q Data Ouputs
PIN DESCRIPTION
1
8
D SUFFIX
PLASTIC SOIC PACKAGE
CASE 751-05
![](/html/59/5999/5999265e6444fa243824fdbd34b2da21420d218c803bb25769e3f0217ae6cff8/bg2.png)
MC10EL33 MC100EL33
MOTOROLA ECLinPS and ECLinPS Lite
DL140 — Rev 3
3–2
DC CHARACTERISTICS (VEE = VEE(min) to VEE(max); VCC = GND)
–40°C 0°C 25°C 85°C
Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Min Typ Max Unit
I
EE
Power Supply 10EL
Current 100EL
272733
33
272733
33
272733
33
27313337mA
V
EE
Power Supply 10EL
Voltage 100EL
–5.2
–4.5
–4.75
–4.20
–5.2
–4.5
–5.5
–5.5
–4.75
–4.20
–5.2
–4.5
–5.5
–5.5
–4.75
–4.20
–5.2
–4.5
–5.5
–5.5
V
V
BB
Output Reference 10EL
Voltage 100EL
–1.43
–1.38
–1.30
–1.26
–1.38
–1.38
–1.27
–1.26
–1.35
–1.38
–1.25
–1.26
–1.31
–1.38
–1.19
–1.26
V
I
IH
Input HIGH Current 150 150 150 150 µA
AC CHARACTERISTICS (VEE = VEE(min) to VEE(max); VCC = GND)
–40°C 0°C 25°C 85°C
Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Min Typ Max Unit
f
MAX
Maximum Toggle
Frequency
3.4 4.2 3.8 4.2 3.8 4.2 3.8 4.2 GHz
t
PLH
t
PHL
Propagation Delay
CLK to Q
Reset to Q
490
310
630
460
770
610
540
360
630
460
720
560
550
360
640
460
730
560
590
380
670
480
760
580
ps
V
PP
Minimum Input Swing
1
150 150 150 150 mV
t
r
t
f
Output Rise/Fall Times Q
(20% – 80%)
100 225 350 100 225 350 100 225 350 100 225 350 ps
1. Minimum input swing for which AC parameters are guaranteed.
Figure 1. Timing Diagram
CLK
RESET
Q