![](/html/a8/a86b/a86b26b469b9af716e14eb29e21889548ce3502db4f0bdc78b15a55f831b86d3/bg1.png)
SEMICONDUCTOR TECHNICAL DATA
2–1
REV 2
Motorola, Inc. 1996
12/93
The MC10E/100E171 contains three 4:1 multiplexers with differential
outputs. Separate Select controls are provided for the leading 2:1 mux
pairs (see logic symbol). The three Select inputs control which one of the
four data inputs in each case is propagated to the corresponding output.
• 725ps Max. D to Output
• Split Select
• Differential Outputs
• Extended 100E V
EE
Range of – 4.2V to – 5.46V
• 75kΩ Input Pulldown Resistors
PIN NAMES
Pin Function
D0x – D2x Data Inputs
SEL1A, SEL1B First-stage Select Inputs
SEL2 Second-stage Select Input
Q0– Q
2
True Output
Q
0
– Q
2
Inverted Output
FUNCTION TABLE
Pin State Operation
SEL2 H Output c/d data
SEL1A H Input d data
SEL1B H Input b data
3-BIT 4:1
MULTIPLEXER
FN SUFFIX
PLASTIC PACKAGE
CASE 776-02
D0b D0c D0d V
CCO
V
CCO
D2aD2bD2cD2dD1a
D1d D0a
D1b
LOGIC DIAGRAM
SEL1A
SEL1B
SEL2
V
EE
NC
NC
D1c
26
27
28
2
3
4
25 24 23 22 21 20 19
18
17
16
15
14
13
12
115 6 7 8 9 10
Q
2
Q
2
V
CC
Q
1
Q
1
V
CCO
Q
0
Q
0
D0a
D0b
D0c
D0d
D1a
D1b
D1c
D1d
D2a
D2b
D2c
D2d
SEL1A
SEL1B
SEL2
Q
0
Q
0
Q
1
Q
1
Q
2
Q
2
2:1
MUX
SEL
2:1
MUX
SEL
2:1
MUX
SEL
2:1
MUX
SEL
2:1
MUX
SEL
2:1
MUX
SEL
2:1
MUX
SEL
2:1
MUX
SEL
2:1
MUX
SEL
1
Pinout: 28-Lead PLCC (Top View)
* All VCC and V
CCO
pins are tied together on the die.
![](/html/a8/a86b/a86b26b469b9af716e14eb29e21889548ce3502db4f0bdc78b15a55f831b86d3/bg2.png)
MC10E171 MC100E171
MOTOROLA ECLinPS and ECLinPS Lite
DL140 — Rev 4
2–2
DC CHARACTERISTICS (VEE = VEE(min) to VEE(max); VCC = V
CCO
= GND)
0°C 25°C 85°C
Symbol Characteristic min typ max min typ max min typ max Unit Condition
I
IH
Input HIGH Current 150 150 150 µA
I
EE
Power Supply Current mA
10E 56 67 56 67 56 67
100E 56 67 56 67 65 77
AC CHARACTERISTICS (VEE = VEE(min) to VEE(max); VCC = V
CCO
= GND)
0°C 25°C 85°C
Symbol Characteristic min typ max min typ max min typ max Unit Condition
t
PLH
Propagation Delay to Output ps
t
PHL
D 275 480 650 275 480 650 275 480 650
SEL1 450 650 850 450 650 850 450 650 850
SEL2 350 550 700 350 550 700 350 550 700
t
SKEW
Within-Device Skew ps 1
Dnm, Dnm to Qn 60 60 60
Da, Db, Dc, Dd to Q 40 40 40
t
r
Rise/Fall Time ps
t
f
20 - 80% 300 475 650 300 475 650 300 475 650
1. Within-device skew is defined as identical transitions on similar paths through a device; n = 0,1,2 m = a,b,c,d.