Mosel Vitelic V62C51864LL-70P, V62C51864LL-70PI, V62C51864LL-70FI, V62C51864LL-70F, V62C51864LL-35PI Datasheet

...
MOSEL VITELIC
1
V62C51864 8K X 8 STATIC RAM
PRELIMINARY
V62C51864 Rev. 2.1 June 1998
Features
High-speed: 35, 70 ns
Ultra low DC operating current of 5mA (max.)
Low Power Dissipation: – TTL Standby: 2 mA (Max.) – CMOS Standby: 15
m
A (Max.)
Fully static operation
All inputs and outputs directly compatible
Three state outputs
Ultra low data retention current (V
CC
= 2V)
Single 5V
±
10% Power Supply
Packages – 28-pin 600 mil PDIP – 28-pin 330 mil SOP (450 mil pin-to-pin)
Description
The V62C51864 is a 65,536-bit static random access memory organized as 8,192 words by 8 bits. It is built with MOSEL VITELIC’s high performance CMOS process. Inputs and three­state outputs are TTL compatible and allow for direct interfacing with common system bus structures.
Device Usage Chart
Operating
Temperature
Range
Package Outline Access Time (ns) Power
Temperature
MarkP F 35 70 L LL
0
°
C to 70
°
C Blank
–40
°
C to +85
°
C• • ••• I
Functional Block Diagram
Row
Decoder
512 x 128
Memory Array
Input Data
Circuit
Column I/O
Column Decoder
Control
Circuit
V
CC
GND
A
0
51864 01
A
8
I/O
0
I/O
7
CE
2
OE
WE
CE
1
A
9
A
12
2
V62C51864 Rev. 2.1 June 1998
MOSEL VITELIC
V62C51864
Pin Descriptions
A
0
–A
12
Address Inputs
These 13 address inputs select one of the 8,192 x 8-bit words in the RAM.
CE
1
, CE
2
Chip Enable Inputs
CE
1
is active LOW and CE
2
is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The I/O pins will be in the high-impedance state when deselected.
OE
Output Enable Input
The Output Enable input is active LOW. When OE is LOW with CE
1
LOW, CE
2
HIGH, and WE HIGH, data of the selected memory location will be available on the I/O pins. When OE is HIGH, the I/O pins will be in the high impedance state.
WE Write Enable Input
An active LOW input, WE input controls read and write operations. When CE
1
and WE inputs are
both LOW with CE
2
HIGH, the data present on the I/O pins will be written into the selected memory location.
I/O
0
–I/O
7
Data Input/Output Ports
These 8 bidirectional ports are used to read data from and write data into the RAM.
V
CC
Power Supply
GND Ground
Pin Configuration
28-Pin Plastic DIP/SOP
Top View
V
CC
A
8
A
9
A
11
A
10
OE
I/O
0
I/O
1
I/O
2
GND
A
0
A
1
A
2
A
3
A
4
A
5
I/O
7
I/O
6
I/O
5
I/O
4
51864 02
CE
2
WE
1 2 3 4 5 6 7 8 9 10 11 12 13 14
28 27 26 25 24 23 22 21 20 19 18 17 16 15
NC A
12
A
6
A
7
I/O
3
CE
1
MOSEL VITELIC
V62C51864
3
V62C51864 Rev. 2.1 June 1998
Part Number Information
Absolute Maximum Ratings
(1)
NOTE:
1. Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
Symbol Parameter Commercial Industrial Units
V
CC
Supply Voltage -0.5 to +7 -0.5 to +7 V
V
N
Input Voltage -0.5 to +7 -0.5 to +7 V
V
DQ
Input/Output Voltage Applied V
CC
+ 0.5 V
CC
+ 0.5 V
T
BIAS
Temperature Under Bias -10 to +125 -65 to +135
°
C
T
STG
Storage Temperature -55 to +125 -65 to +150
°
C
SRAM
FAMILY
C = CMOS PROCESS
62 = STANDARD
51 = 5V
OPERATING
VOLTAGE
64K
ORGANIZATION
PKGSPEED
51864 05
PWR.
62 C 851 64
MOSEL-VITELIC
MANUFACTURED
V
8 = 8-bit
35 ns 70 ns
TEMP.
BLANK = 0¡C to 70¡C I = -40¡C to +85¡C
L = LOW POWER LL = DOUBLE LOW POWER
P = 600 mil PDIP F = 330 mil SOP (450 mil pin-to-pin)
DENSITY
Capacitance*
T
A
= 25
°
C, f = 1.0MHz
NOTE:
* This parameter is guaranteed and not tested.
Truth Table
NOTE:
X = Don’t Care, L = LOW, H = HIGH
Symbol Parameter Conditions Max. Unit
C
IN
Input Capacitance V
IN
= 0V 6 pF
C
OUT
Output Capacitance V
I/O
= 0V 8 pF
Mode CE
1
CE
2
OE
WE
I/O
Operation
Standby H X X X High Z Standby X L X X High Z
Output Disable L H H H High Z
Read LHLH D
OUT
Write L H X L D
IN
Loading...
+ 7 hidden pages