
TABLE
OF
CONTENTS
SECTION
o
--
INTRODUCTION
Scope
of
this
Manual
WARNING
Components
Block
Diagram
Interconnections
Theory
of
Operation
Terminal
Operation
Data
Paths
Quick
Check-out
1
--
THE
VIDEO
BOARD
Theory
of
Operation
Video
Signal
Vertical
Synch
Horizontal
Synch
Miscellaneous
Controls
Troubleshooting
Components
Test
Points,
Typical
Waveforms
&
Signal
Levels
2
--
THE
MAIN LOGIC
BOARD
Theory
of
Operation
Test
Points,
Typical
Waveforms
&
Signal
Levels
3
--
THE
KEYBOARD
Theory
of
Operation
Test
Points,
Typical
Waveforms
&
Signal
Levels
4
--
THE
POWER
SUPPLY
Theory
of
Operation
Troubleshooting
Components
Test
Points,
Typical
Waveforms
&
Signal
Levels
PAGri
INT-l
INT-l
INT-l
INT-3
INT-4
INT-5
INT-5
INT-6
INT-7
VI})-l
VID-l
VID-l
VID-l
VID-;l
VID-;l
VID-2
VID-6
MLB-l
MLB-l
KYB-l
KYB-l
PWR-l
PWR-l
PWR-l
PWR-3

t-f
~
tot
o
a..
c::
n
rt
....
o
cs
POWERTRANSISTOR
WA007
WA006
VIDEO
8104
I
•••••
1
WA003
~
~
i(
SP
8309 g
o
KEY
BOARD
~
~
WA009
CONTRAST
-
",,-
~
~8S08
8509
8510~
BVR
501
LOGIC
BOARD
8201
c:=::::2
~
I.·••·1
at!
8202
B203~
~~m
B~06
~§~~~§m
8208
~
:=1--=
-=_=-=_=
-=_~
---l
8405
I~
8404
WA004
8204
:
I========~
l34d
7
Vv'
A008
L--.
------.J
POWER
SUPPLY
WADDS
TRANSFORMER
POWER
UNIT
THIS
SCHEMATICORSPECIFICATIONISSUBJECTTOCHANGE
WITHOUT
PRIOR
WRITTEN
NOTICE.

1-4
ts
"
CPU
DATA
BUS
t1
0
ADDRESS
IUS
8-
CONT"Oltuf
n
"
....
t
0
~
DELAY
VIDEO
&
to--
CKT.
ATTRIBUlE
~
f
REFREIH
ATTRIBUTE
ADDRESS
RAM
Ll
...............
ADS
•
r---
...---
MAIN
~
2
-+1
~
I-_~
ATTRIBUTE
BIDIRECTION
f4-
PRGM.
-,..-
8ELEC1tlI'
RAM
BUFFER
~
CPU
---r-
~
"
I-
CRTC
!'+
...----
~
DE-
r----=-
I-eoo
DATA
rr
BIDIRECTION
I*-
~
CORDERn
"
I-
I-eoo
RAM
BUFFER
~
0.--
CHIP
'---
VllJliO
AlJORESS
SELECT
ROW
ADDRESS
VIDEO
CONTROL
DELAY
CKT.
•
CHARACTIIl
~
GINERATOR
~
t
PARALLEL
/
SERIAL
SHIFT
y2... 1 SELECTOR
I---
)
CRT
~F.CI.l
..
~FcH
r--------
,.
c
"T
C
+
111
V
~------------l
~FDOT
I
,I
I
----
MONITOR
!-
I I
l
.....
_~
J
t----
Fcpu
TIMING
CIRCUIT
-r-
L
I
ACIA3
r---
J
-----,
I I
I I
I
TELEPHON
JACK
I
I I
I I
L----1----J
r----
-----,
I I
I I
I I
I
KEY
BOARD I
I I
I i
I I
L
.J
AC
I A2
I
ACIA1
I
CURRENT
lOOP
COMMUNICATION
r--CONTROL
I
PIA
SWITCH
T
111
THIS
SCHEMATICORSPECIFICATIONISSUBJECT
TO CHANGE
WITHOUT
PRIOR
WRITTEN
NOTICE.