MITSUBISHI DIGITAL TV ICs
* Internal V-chip data slicer (for sub-picture)
NTSC, PAL-M, PAL-N color TV
Supply voltage range ------------------------ 3.2 ~ 3.5 V
*1 : Include pin capacitance ( 7 pF )
PIN CONFIGURATION (TOP VIEW)
PICTURE-IN-PICTURE
DESCRIPTION
The M65665SP/FP is a PIP (Picture in Picture) signal
processing LSI, whose sub-picture input is composite
signal or component signals(Y/C or Y/U/V) for NTSC,
PAL-M, and PAL-N. The built-in field memory (168k-bit
RAM) , V-chip data slicer and analog circuitries lead the
high quality PIP system low cost and small size.
FEATURES
* Vertical filter for sub-picture ( Y signal )
* Base band comb filter (2 Line)
* Single sub-picture ( selectable picture size : 1/9 , 1/16 )
* Sub-picture processing specification ( 1/9 , 1/16 size) :
Quantization bits Y, B-Y, R-Y : 7 bits
Horizontal sampling 229 pixels (Y), 57 pixels (B-Y, R-Y)
Vertical lines 69/ 52 lines
* Frame ( sub-picture ) on/off
* Built-in analog circuits :
Two 8-bit A/D converter (for sub-picture signal)
Three 8-bit D/A converters (for Y, U and V of sub-picture)
Sync-tip-clamp, VCXO,OSD switch ... etc..
* IIC BUS control ( parallel/serial control) :
PIP on/off , Frame on/off ( programmable luma level),
Sub-picture size ( 1/9, 1/16 ),
PIP position ( free position ), Picture freeze ,
Y delay adjustment, Chroma level, Tint, Black level,
APPLICATION
RECOMMENDED OPERATING CONDITIONS
Operating frequency ----------------------- 14.32 MHz
Operating temperature ------------------------ 0 ~ 70 deg.
Input voltage (CMOS interface) "H" ----- VDD x 0.7 ~ VDD V
"L" ----- 0 ~ VDD x 0.3 V
Output current ( output buffer ) ------------ 4 mA ( MAX )
Output load capacitance ---------------------- 20 pF ( MAX ) *1
Circuit current ----------------------------------- - mA
NOTICE:
Connect a 0.1µF or larger capacitor between VDD and VSS pins.
Block diagram & Application examples
Shown next pages
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
OSD_SEL
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Outline 42 Pin SDIP Package (M65665SP)
Outline 0.8mm pitch 42 Pin SOP Package (M65665FP)
MITSUBISHI
ELECTRIC
1
MITSUBISHI DIGITAL TV ICs
PICTURE-IN-PICTURE
MITSUBISHI
ELECTRIC
2
MITSUBISHI DIGITAL TV ICs
PICTURE-IN-PICTURE
ABSOLUTE MAXIMUM RATINGS
DD3
V
V
I
VI
V
O
I
O
D
P
Topr
Tstg
Parameter
Supply voltage (3.3V)
Input voltage(except 5V input)
Input voltage(5V input)
Output voltage
Output current (*1)
Power dissipation
Operating temperature
Storage temperature
Conditions
(*1) Output current per output terminal. But Pd limits all current.
Min. Max.
-0.3 4.2
-0.3 V
DD3+0.3
-0.3
-0.3 V
OH = -4
I
-
DD3+0.3
IOL
1200
-10
-50
5.25
70
125
(VSS=0V)
Unit
V
V
V
V
mA
mW
deg.
deg.
TYPICAL CHARACTERISTICS
2000
1600
1200
800
400
0
THERMAL DERATING (MAXIMUM RATING)
0 25 50 75 100 125
AMBIENT TEMPERATURE Ta (deg.)
70
MITSUBISHI
ELECTRIC
3
MITSUBISHI DIGITAL TV ICs
DC CHARACTERISTICS
(Ta = 25 deg. unless otherwise noted)
PICTURE-IN-PICTURE
SS=0V)
(V
Symbol
V
IL Input voltage
V
IIH
I
V
V
V
IIH
I
V
V
I
I
I
I
C
C
C
IDD
IH
IL
T-
T+
H
IL
OL
OH
OL
OH
OZL
OZH
(3.3V CMOS interface)
Input current
(3.3V CMOS interface)
Input voltage schmitt -
(5.0V CMOS interface)
Input current
(5.0V CMOS interface)
CMOS output voltage
CMOS output current
Output leakage current
I
Input pin capacitance
O
Output pin capacitance f = 1MHz, VDD = 0V
IO
Bidirectional pin capacitance
Operating current 3.3V supply
Parameter
L
H V
L
H
+
Hysteresis
L
H
L
H
L
H
L
H
Condition
DD = 2.7V
V
DD = 3.6V
DD = 3.6V, VI = 0V
V
DD = 3.6V, VI = 3.6V
V
V
DD = 3.3V
VDD = 3.6V, VI = 0V
DD = 3.6V, VI = 3.6V
V
DD = 3.3V, |IO| = 1µA
V
V
DD = 3.3V, VOL = 0.4V
V
DD = 3.3V, VOH = 2.6V
DD = 3.6V, VO = 0V
V
DD = 3.6V, VO = 3.6V
V
Min. Typ. Max.
0
2.52
-10
-10
0.8
1.4
0.3
-100
-10
-
3.25
2
-
-10
-10
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
140
0.81
3.6
10
10
1.65
2.7
1.2
10
10
0.05
-
-
-2
10
10
7
7
7
15
15
15
-
Unit
V
µA
V
µA
V
mA
µA
pF
mA
MITSUBISHI
ELECTRIC
4
MITSUBISHI DIGITAL TV ICs
PIN DESCRIPTION
PICTURE-IN-PICTURE
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
OSD_SEL
OSDGIN
SDATA
SCLK
DVdd1
DVss1
BGPS
SCK
BGPM
FSC
TEST5
TESTEN
SWMG
RESET
CSYNCS
AVdd (ADC)
VIN (ADC)
UIN (ADC)
VRB
YIN (ADC)
VRT
CIN
AVss (ADC)
CVBSIN
AVdd (VCXO)
FILTER
BIAS
X'tal (NTSC)
X'tal (PAL-M)
X'tal (PAL-N)
AVss (VCXO)
HD
VD
AVdd (DAC)
OSDBIN
VZ
UOUT
AVss (sub)
OSDRIN
YOUT
I/O Function
CMOS output
CMOS input
CMOS I/O(5V)*1
CMOS input(5V)*1
Digital Vdd
Digital Vss
CMOS output
CMOS input
CMOS output
CMOS input
CMOS input
CMOS input
CMOS input
CMOS input
CMOS input
Analog Vdd
Analog
Analog
Analog
Analog
Analog
Analog
Analog Vss
Analog
Analog Vdd
Analog
Analog
Analog
Analog
Analog
Analog Vss
CMOS input(5V)*1
CMOS input(5V)*1
Analog Vdd
Analog
Analog
Analog
Analog
Analog
Analog Vss
Analog
Analog
PIP switch output
Output OSD select
I2C SDA input/output
I2C SCL input
Vdd for digital part
Vss for digital part
Test output
Test input
Test output
Test input
Test input
Test input
Power on reset input
Sub picture external C-sync input
Vdd for internal ADC
Sub picture V input of ADC
Sub picture U input of ADC
Low level reference voltage output of ADC
Sub picture Y input of ADC
High level reference voltage output of ADC
Sub picture C input ofADC
Vss for internal ADC
Sub picture CVBS input ofADC
Vdd for VCXO
VCXO filter voltage connection
VXCO bias voltage connection
X'tal of NTSC connection
X'tal of PAL-M connection
X'tal of PAL-N connection
Vss for VCXO
Main picture HD input
MAIN picture VD input
Vdd for DAC
OSD input of B
Sub picture V or B output
Voltage reference output of DAC
OSD input of G
Sub picture U or G output
Vss for DAC
OSD input of R
Sub picture Y or R output
Remarks
connect to GND
connect to GND
connect to GND
connect to GND
connect to Vdd
MITSUBISHI
ELECTRIC
*1 ) (5V)means 5V I/F torelant
5