12. Reference Material …………………………………………………………………………………………
MiTac Secret
135
137
151
152
186
Confidential Document
3
8066
8066
MP N/B Maintenance
MP N/B Maintenance
1. Hardware Engineering Specification
1.1 Introduction
TheMiTAC8066MPmodel is designed for Intel Mobile Pentium-M Processor and Celeron-M Processor,Dothan 400 and 533 FSB.
This system is based on PCI architecture and is fully compatiblewith IBM PC/AT specification, which has standard hardware peripheral interface. The power management complies with Advanced Configuration and Power Interface. It also provides easy configuration through CMOS setup, which isbuilt in system BIOS software and can be pop-up by pressing F2 key at system start up or warm reset. System alsoprovides iconLEDsto display system status, suchas Wireless LAN indicator, AC/Battery Power indicator, Battery status indicator, CD-ROM, HDD, NUM LOCK, CAP LOCK, SCROLLLOCK. It also equipped with GIGA LAN, 56K Fax MODEM, 3 USB port, S-Video, line in, SPIDIF, and internal/external microphone function.
MiTac Secret
The memory subsystem supports DDR2 SDRAM channels (64-bits wide).
The 915GM MCH Host Memory Controller integrates a high performance host interface for Intel Dothanprocessor, a highperformance PCI Express interface, a highperformance memory controller, Digital Video port (DVOB & DVOC) interface, and DirectMedia Interface (DMI) connecting with Intel ICH6-M.
The Intel ICH6-M integrates three Universal Serial Bus 2.0 Host Controllers Interface (UHCI), the Audio Controller withAzaliainterface, the Ethernet includes a 32-bit PCI controller, the IDE Master/Slave controllers, the SATA controller and Direct Media Interface technology.
Confidential Document
4
8066
8066
Intel Graphics enhancements includes DVMT 3.0, Zone Rendering 2.0, Quad pixel pipe rendering engine,PixelShader2.0 and 4x Faster Setup Engine.
TheRealtekRTL8110SBL is a highly integrated, cost-effective single-chip Fast Ethernet controller that provides32-bit performance, PCI bus master capability, and full compliance with IEEE 802.3u100Base-T specifications and IEEE 802.3x Full Duplex Flow Control. It also supports the Advanced Configuration Power management Interface(ACPI).
The Texas Instruments PCI4510 device iscompliant withPCI Local Bus Specification. Function 0 provides the independent PC Card socket controller compliant with the latest PC Card Standards. Function 1 of the PCI4510 device is an integrated IEEE 1394a-2000 open host controller interface (OHCI)PHY/link-layer controller (LLC) device that is fully compliant with the PCI Local Bus Specification, the PCI Bus Power Management Interface Specification, IEEE Std 1394-1995, IEEE Std 1394a-2000, and the 1394 Open HostController Interface
MP N/B Maintenance
MP N/B Maintenance
Specification.
MiTac Secret
The ALC655 is a 16-bit, full duplex AC97 2.3 compatible six channels audio CODEC designed for PC multimedia systems, including host/soft audio and AMR/CNR based designs. The ALC655 incorporatesproprietary converter technology to meet performance requirements on PC99/2001 systems.
The W83L950D is a high performancemicrocontrolleron-chip supporting functions optimized for embedded
Confidential Document
control. These include ROM, RAM, four types of timers, a serial communication interface, optional I²C bus interface, hostinterface, A/D converter, D/A converter, I/O ports, andother functions needed in controlsystemconfigurations, so that compact, high performance systems can beimplemented easily.
A full set of software drivers and utilities are available to allow advanced operating systems such as Windows ME,
5
8066
8066
Windows 2000 and Windows XP to take full advantage of the hardware capabilities. Featuressuch as busmastering IDE, Plug and Play,Advanced Power Management (APM) with application restart,software-controlled power shutdown.
Following chapters will have more detail description for each individual sub-systems and functions.
MP N/B Maintenance
MP N/B Maintenance
MiTac Secret
Confidential Document
6
1.2System Overview
8066
8066
MP N/B Maintenance
MP N/B Maintenance
CPU
Core logic System BIOSMemory
HDD ODD
Display
Clock Generator TV LAN PCMCIA +IEEE1394 Audio System
Modem
Confidential Document
Intel: Pentium M 735 Dothan 1.7GHz, 400FSB Intel: Pentium M 770 Dothan 2.13GHz, 533FSB
AC’97 CODEC: ALC655 Power Amplifier: TI TPA0212 Askey 1456VQL4A(INT)
7
8066
8066
MP N/B Maintenance
MP N/B Maintenance
1.3System Hardware Parts
1.3.1Intel Dothan Processors in Micro-FCBGA package
Intel Dothan Processors with 479 pinsMicro-FCBGA package.
It will bemanufactured on Intel’s advanced 90 nanometer process technology with copper interconnect. It’s featuresinclude Intel Architecture with Dynamic Execution, On-die primary 32-kBinstruction cache and 32-kBwrite-back data cache, on-die 2-MB second level cache with advanced Transfer Cache Architecture,DataPrefetchLogic, Streaming SIMD Extensions 2 (SSE2), 533-MHz FSB.
The Streaming SIMD Extensions 2 (SSE2) enable break-through levels of performance in multimedia applications including 3-D graphics,video decoding/encoding, and speech recognition.
Use Source-Synchronous Transfer (SST) of address and data to improve performance by transferring data four times per bus clock.
Support Enhanced IntelSpeedSteptechnology, which enables real-time dynamic switching of the voltage and frequency between two performance modes.
MiTac Secret
Confidential Document
1.3.2Clock Generator
System frequency synthesizer: ICS954226 is a CK410M Compliant clocksynthesizer. It provides asingle-chip
solution for mobile systems built with Intel P4-M processors and Intel mobile chipsets. It is driven with a
8
8066
8066
14.318MHz crystal and generates CPU outputs up to 400MHz. It provides the tightppmaccuracy required by Serial ATA and PCI-Express.
•Supports tightppmaccuracy clocks for Serial-ATA and SRC
•Supportsspread spectrummodulation,0 to –0.5% down spread
•Uses external 14.318MHz crystal, external crystal load caps are required for frequency tuning
•Supports undrivendifferential CPU, SRC pair in PD# for power management
MP N/B Maintenance
MP N/B Maintenance
1.3.3The Mobile Intel 915GM Express Chipset
The Mobile Intel 915GM Express Chipset is a memory controller hub (GMCH) designed for use with the Dothan,Yonahand IntelCeleronM Processor. It supports Intel GraphicsMedia Accelerator 900 &PCI Express based Graphics.
The 915GM GMCH integrates a systemmemory DDR/DDR2 controller with two, 64-bit wide interfaces. OnlyDouble Data Rate (DDR/DDR2) memoryis supported; the buffers support DDR SSTL_2 and DDR2 SSTL_18signaling interfaces. The memory controller interface is fully configurable through a set of control registers. It supports a high performance transition interface PCI Express Interface. PCI Express operates at a data rate of 2.5 GB/s. This allows a maximum theoretical bandwidth of 40 GB/s eachdirection. The 915GM GMCH integratesDirect media interface (DMI) chip-to-chip interconnect between the GMCH and ICH6-M. DMI supports DMI x2 and DMI x4 configuration.
Confidential Document
MiTac Secret
9
Processor/FSB Support
8066
8066
MP N/B Maintenance
MP N/B Maintenance
•Intel
•AGTL+ bus driver technology with integrated GTL termination resistors (gated AGTL+ receivers for
•Supports 32-bit AGTL+ host bus addressing
•Supportssystem bus at 533MT/s (533 MHz) and 400MT/s (400 MHz)
•2X Address, 4X data
•Host bus dynamic bus inversion HDINVsupport
•12 deep, in-order queue
®
Dothan processor
reduced power)
MiTac Secret
Memory System
•Directly supports to two DDR or DDR2SDRAM channels, 64-btswide
Confidential Document
•Supports SO-DIMMsof the same type (e.g.,all DDRor all DDR2), not mixed
•Maximum of two, double-sidedunbufferedSO-DIMMs(4 rows populated)
10
8066
8066
•Minimum amount ofmemory supported is 128 MB (16 MB x 16-b x 4 devices x 1 rows = 128 MB) using
256-MB technology
•Maximum amount of memory supported is 2 GB using 1-GB technology
•256-MB, 512-MB and 1-GB technologyusing x8 and x16 devices
•Three memory channel organizations are supported for DDR / DDR2
---Single channel
---dual channel interleaved
---dual channel asymmetric
•Supports DDR 333 devices and DDR2 400 /533 devices
MP N/B Maintenance
MP N/B Maintenance
---Supportson-die termination (ODT) for DDR2
MiTac Secret
•SupportsFast Chip Selectmode
•Supports partial write tomemory using Data Mask signal (DM)
•Supports high-densitymemory package for DDR or DDR2 type devices
Confidential Document
PCI Express Interface
•One x16 (16 lanes) PCI Express port intended for graphics attach
11
8066
8066
•Maximum theoretical realized bandwidth on interface of 4 GB/s ineach direction simultaneously, for an
average of 8 GB/s when x16
•Automatic discovery, negotiation and training of link out of reset
•Supports traditional PCI style traffic (asynchronous snooped,PCI ordering)
•Supports traditional AGP style traffic (asynchronous non-snooped, PCI-X relaxed ordering)
•Supports only 1.5-V AGPelectricals
•32 deep AGP request queue
•Hierarchical PCI-compliant configuration mechanism for downstream devices
MP N/B Maintenance
MP N/B Maintenance
Internal GraphicsController
•Intel Dual-FrequencyGraphics Technology support
•3D Graphics Engine
---DirectX* 9.0 support
---OpenGL* 1.5 and 2.0 support
---Zone rendering 2.0 support
Confidential Document
MiTac Secret
12
8066
8066
•Analog CRT DAC Interface Support
---Supports max DAC frequency up 400 MHz
---24-bit RAMDAC support
---DDC2B compliant
•Analog TV-Out Interface Support
---Integrated TV-Out device support on display pipes A and B
---NTSC/PAL encoder standard formats supported
---480p/720p/1080i/1080p modes supported
---Tri-level Sync signal
---Multiplexed output interface:
MP N/B Maintenance
MP N/B Maintenance
-Composite video with S-Video
-S-Video
MiTac Secret
-Component Video
---Up to 1024 x 768 resolutionsupported for NTSC/PAL
---Macrovision, over scanscaling, and flicker filtering support
•Serial digitalvideoout Port (SDVO) interface Support
---Two SDVO port aremuxedwith a subset of the externalgraphics interface using PCI Express*Architecture signals
---Each SDVO port supportdisplay pixel ratesupto200MP/s
-The two SDVO ports can be combined into a gang mode to support pixel rates up to 400 MP/s
Confidential Document
13
8066
8066
---Supports a variety display devices such as DVI, TV-Out, LVDS, etc.
---Supports hot plug and display
---Supports forMacrovisionon SDVO TV-Out devices
---Supports for HDCP SDVO devices
---External port addsalpha out
•Digital LVDS Interface Support
---Integrated dual channel LVDS interface supported on display pipe B only
---Supports25-MHz to 112-MHz single/dual channel LVDS LCD interface withsupport for following format of :
-1x18bppfor TFT panels withsingle channel LVDS
-2x18bbpfor TFT panels with dual channels LVDS
MP N/B Maintenance
MP N/B Maintenance
---Panel Fitting, Panning, and Center mode supported
MiTac Secret
---Spread spectrum clocking (SSC) supported
---Panel Power Sequencing compliantwith SPWG timing specification
---Integrated PWM interface for LCD backlight inverter control
•Direct Media Interface (DMI)
---Chip-to-chip interconnect between the GMCH and ICH6-M
---DMI x2 and DMI x4 configuration supported
---Bit swapping is supported
---Lane reversal is not supported
Confidential Document
14
8066
8066
MP N/B Maintenance
MP N/B Maintenance
1.3.4I/O Controller Hub: Intel ICH6-M
The ICH6 Provides Extensive I/O Support, Functions and CapabilitiesInclude
•PCI Express Base Specification,Revision 1.0a-compliant
•PCI Local Bus Specification, Revision 2.3-compliant withsupport for 33 MHz PCI operations(supports up to
seven Req/Gntpairs).
•ACPI Power Management Logic Support
•Enhanced DMA controller, interrupt controller, and timer functions
•Integrated Serial ATA host controller with independent DMAoperation on two ports and AHCI support
•Integrated IDE controller supports Ultra ATA100/66/33
•USB host interface with support for three USB ports; three UHCI host controllers; one EHCI high-speed
USB2.0 Host controller
•Integrated LAN controller
•System Management Bus(SMBus) Specification, Version 2.0 with additionalsupport for I
which provides a link for Audio andTelephonycodecs(up to 7 channels)
Confidential Document
MiTac Secret
2
C devices
15
8066
8066
•Supports Intel High Definition Audio
•Low Pin Count (LPC) interface
•Firmware Hub (FWH) interface support
1.3.5CardBus: PCI4510
The PCI4510 Device Supports the Following Features
•PC Card Standard 8.0 compliant
MP N/B Maintenance
MP N/B Maintenance
•PCI Bus Power Management Interface Specification 1.1 compliant
•Advanced Configuration and Power Interface Specification 2.0 compliant
•PCI Local Bus Specification Revision 2.2 compliant
•PC 98/99 and PC2001 compliant
MiTac Secret
Confidential Document
•Compliant with the PCI Bus Interface Specification for PCI-to-CardBusBridges
•Fully compliant with provisions of IEEEStd 1394-1995 for a high-performance serial bus and IEEE Std
1394a-2000
•Fully compliant with 1394 Open Host Controller Interface Specification 1.1
16
8066
8066
•Compatible with both TPS2211A and TPS2221 PC Card power switches
•1.8-V core logic and 3.3-V I/O cells with internal voltage regulator to generate 1.8-V coreVcc
•Universal PCI interfaces compatible with 3.3-V and 5-V PCI signaling environments
•Supports PC Card orCardBuswith hot insertion and removal
•Supports 132-MBpsburst transfers to maximize data throughput on both the PCI busand theCardBus
•Supports serialized IRQ with PCI interrupts
•Programmable multifunction terminals
MP N/B Maintenance
MP N/B Maintenance
•Serial ROM interface for loading subsystem ID and subsystem vendor ID
•ExCA0compatible registers are mapped in memory or I/O space
•Intel 82365SL-DF register compatible
•Supports ring indicate , SUSPEND# , PCI CCLKRUN# protocol , and PCI bus lock (LOCK#)
MiTac Secret
Confidential Document
•Provides VGA/palette memory and I/O , and subtractive decoding options , LED activity terminals
•Fully interoperable withFireWire
•Compliant with Intel Mobile Power Guideline 2000
TM
and i.LINKTMimplementations of IEEE Std 1394
17
8066
8066
•Full IEEE Std 1394a-2000 support includes: connectiondebounce, arbitrated short reset,multispeed
concatenation, arbitration acceleration, fly-by concatenation,and port disable/suspend/resume
•Power-down features to conserve energy in battery-powered applications include: automatic device power
down during suspend, PCI power management for link-layer and inactive ports powered down, ultra low-power sleep mode
•Two IEEE Std 1394a-2000 fully compliant cable ports at 100M bits/s, 200Mbits/s, and400M bits/s
•Cable power presence monitoring
•Separate cable bias(TPBIAS) for each port
•Physical writepostingof up to three outstanding transactions
MP N/B Maintenance
MP N/B Maintenance
•PCI burst transfers and deep FIFO to tolerate large host latency
•External cycle timer control for customized synchronization
•Extended resume signaling for compatibility with legacy DV components
•PHY-Link logic performs system initialization and arbitration functions
•PHY-Link encode anddecode functions included for data-strobe bit level encoding
•PHY-Link incoming data resynchronized to local clock
Confidential Document
MiTac Secret
18
8066
8066
•Low-cost 24.576MHz crystal providestransmit and receive data at100M bits/s, 200M bits/s, and 400M
bits/s
•Node power class information signaling for system power management
•Register bits givesoftware control of contender bit, power class bits, link active control bit, and IEEE Std
1394a-2000 features
•Isochronously receive dual-buffer mode
•Out-of-order pipelining for asynchronous transmit requests
•Register access fail interrupt when the PHY SCLK is not active
MP N/B Maintenance
MP N/B Maintenance
•PCI power-management D0, D1, D2, and D3 power states
MiTac Secret
•Initial bandwidth available and initial channels available registers
•PME# support per 1394 Open Host Controller Interface Specification
•Advanced sub micron, low-power CMOS technology
Confidential Document
19
8066
8066
MP N/B Maintenance
MP N/B Maintenance
1.3.6AC’97 Audio System: ALC655
The ALC655 is a 16-bit, full duplex AC’97 2.3 compatible six channels audio CODEC designed for PC multimedia systems, including host/soft audio and AMR/CNR based designs. The ALC655 incorporatesproprietary converter technology to meet performance requirementson PC99/2001 systems. The ALC655 CODEC provides three pairs of stereo outputs with 5-bit volume controls, amono output, and multiple stereo and monoinputs, along withflexiblemixing, gain and mute functions to provide a complete integratedaudio solution for PCs. The digital interface circuitry of the ALC655 CODEC operatesfrom a 3.3V power supply for use in notebook and PC applications. The ALC655 integrates50mW/20ohm headset audio amplifiers at Front-Out andSurr-Out, built-in
14.318M24.576MHz PLL and PCBEEP generator, those can save BOM costs. The ALC655 alsosupports the S/PDIF input andoutput function, which can offer easy connection of PCs to consumer electronicproduces, such asAC3 decoder/speaker and mini disk devices. ALC655supportshost/soft audio fromIntelICHxchipsets aswell asaudio controller based VIA/SIS/ALI/AMD/nVIDIA/ATI chipset. Bundled Windows series drivers(WinXP/ME/2000/98/NT),EAX/Direct Sound 3D/I3DL2/A3D compatible sound effect utilities (supporting
MiTac Secret
Karaoke, 26-kind of environment sound emulation,10-band equalizer), HRTF 3D positional audio andSensaura3D (optional) provide an excellent entertainment package and game experience for PC users. Besides, ALC655 includesRealtek’s impedance sensing techniques that makes device load on outputsand inputs can be detected.
Features
•Meets performance requirements for audio on PC99/2001 systems
•Meets Microsoft WHQL/WLP 2.0 audio requirements
•16-bit Stereo full-duplex CODEC with 48KHz sampling rate
Confidential Document
TM
20
8066
8066
•Compliant with AC’97 2.3 specifications
---Front-Out, Surround-Out, MIC-In and LINE-In Jack Sensing
---14.318MHz24.576MHz PLL to save crystal
---12.288MHz BITCLK input can be consumed
---Integrated PCBEEP generator to save buzzer
---Interrupt capability
•Three analog line-levelstereo inputs with 5-bit volume control: LINE_IN, CD, AUX
•High quality differential CD input
•Two analog line-level mono input: PCBEEP, PHONE-IN
MP N/B Maintenance
MP N/B Maintenance
•Two software selectableMIC inputs
MiTac Secret
•LINE Input shared with surround output: MIC input shared withCenter and LFE output
•Both Front-out and Surround-Out built-in 50mW/20ohm amplifier
•External Amplifier Power Down (EAPD)
Confidential Document
•Power management and enhanced power saving features
•Stereo MIC record for AEC/BF application
•Supports Power Off CD function
21
8066
8066
•Adjustable VREFOUT control
•Supports double sampling rate (96KHz) of DVD audio playback
•Support 48KHz of S/PDIF output is compliant with AC’97 rev2.3 specification
•Support 32K/44.1K/48KHz of S/PDIF input
•Power support: Digital: 3.3V; Analog: 3.3V/5V
•Standard 48-Pin LQFP Package
MP N/B Maintenance
MP N/B Maintenance
•EAX
•Direct Sound 3D
•HRTF 3D Positional Audio
•Sensaura
•10 Bands of Software Equalizer
TM
1.0 & 2.0 compatible
TM
compatible
TM
3D Enhancement (optional)
MiTac Secret
Confidential Document
•Voice Cancellationand Key Shifting in Kara OKmode
•AVRackMedia Player
•Configuration Panel to improve Experience of User
•Duplicate output strobe (RDQS) option for x8 configuration
•DLL to align DQ and DQS transitions with CK
•Four internal banks for concurrent operation
•Data mask (DM) for masking write data
MP N/B Maintenance
MP N/B Maintenance
•Programmable CAS Latency (CL) : 2,3,4 and 5
•PostedCAS additive latency (AL) : 0,1,2,3 and 4
•Write latency = Read latency –1
•Programmable burst lengths : 4 or 8
MiTac Secret
t
CK
Confidential Document
•Read burst interruptsupported byanotherREAD
•Write burst interrupt supported by another WRITE
•Adjustable data–output drive strength
26
8066
8066
•Concurrent autoprechargeoption issupported
•Auto Refresh (CBS) and Self Refresh Mode
•64ms, 8,192-cycle refresh
•Off-chip drive (OCD) impedance calibration
•On-die termination (ODT)
MP N/B Maintenance
MP N/B Maintenance
1.3.10LAN –Integrated Gigabit Ethernet Controller
TheRealtekRTL8110SBL (128 LQFP) Gigabit Ethernet controllers combine a triple-speed IEEE 802.3 compliant Media Access Controller (MAC) with a triple-speed Ethernet transceiver, 32-bit PCI bus controller, and embedded memory.With state-of-the-art DSP technology and mixed-mode signal technology, they offer high-speed transmission over CAT 5 UTP cable or CAT 3 UTP (10Mbps only) cable. Functions such as Crossover Detection & Auto-Correction, polarity correction, adaptive equalization, cross-talk cancellation, echo cancellation, timing recovery, and error correction are implemented to provide robusttransmission and reception capability at high speeds.
The devices support the PCI v2.3 bus interface for host communications with power management and are compliant with the IEEE 802.3 specification for 10/100Mbps Ethernet and the IEEE 802.3ab specification for 1000MbpsEthernet. They alsosupport an auxiliary power auto-detect function, and will auto-configure related bitsof the PCI power management registers in PCI configurationspace.
Confidential Document
MiTac Secret
27
8066
8066
They support the Advanced Configuration Power management Interface (ACPI) –power management for modern operating systems that are capable of Operating System-directed Power Management (OSPM) –to achieve the most efficient power management possible. PCI Message Signaled Interrupt (MSI) is also supported.
In addition to the ACPI feature, the RTL8110SBL support remote wake-up (including AMDMagic Packet, Re-LinkOk, and Microsoft Wake-up frame) in both ACPI and APM (Advanced Power Management) environments.
The RTL8110SBL is fully compliant with Microsoft NDIS5 (IP, TCP,UDP) Checksum and Segmentation Task-offload features, and supports IEEE 802 IP Layer 2 priority encoding and 802.1Q Virtual bridged Local Area Network (VLAN).The above featurescontribute to lowering CPU utilization, especially benefiting performance when in operationona networkserver. Also, the devices boost their PCI performance by supporting PCI MemoryRead Line & Memory Read Multiple when transmitting, and MemoryWrite and Invalidate when receiving. Tobetter qualify for server use, the RTL8110SBL support the PCI Dual Address Cycle (DAC) command when the
MP N/B Maintenance
MP N/B Maintenance
assigned buffers reside at a physical memory address higher than4 Gigabytes.
MiTac Secret
Features
•Integrated 10/100/1000transceiver
•Auto-Negotiationwith Next Page capability
•Supports PCI rev 2.3, 32-bit,33/66MHz
•Supports pair swap/polarity/skew correction
•Crossover Detection & Auto-Correction
Confidential Document
28
8066
8066
•Wake-on-LAN andremote wake-upsupport
•Microsoft NDIS5 Checksum Offload (IP, TCP, UDP) and largesend offload support
•Supports Full Duplex flow control (IEEE 802.3x)
•Fully compliant with IEEE 802.3, IEEE802.3u, IEEE 802.3ab
•Support IEEE 802.1P Layer 2 PriorityEncoding
•Support IEEE 802.1Q VLAN tagging
•Serial EEPROM
MP N/B Maintenance
MP N/B Maintenance
•3.3V signaling, 5VPCI I/O tolerant
•Transmit/Receive FIFO (8K/64K) support
•Supports power down/link downpower saving
•Supports PCI Message Signaled Interrupt (MSI)
MiTac Secret
Confidential Document
•128-pin LQFP package
29
Loading...
+ 124 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.