Mips Technologies Malta User Manual

MIPS® Malta™ User’s Manual

Document Number: MD00048

Revision 01.07

August 28, 2009

MIPS Technologies, Inc. 955 East Arques Avenue

Sunnyvale, CA 94085-4521

Unpublished rights (if any) reserved under the copyright laws of the United States of America and other countries.

This document contains information that is proprietary to MIPS Technologies, Inc. ("MIPS Technologies"). Any copying, reproducing, modifying or use of this information (in whole or in part) that is not expressly permitted in writing by MIPS Technologies or an authorized third party is strictly prohibited. At a minimum, this information is protected under unfair competition and copyright laws. Violations thereof may result in criminal penalties and ﬁnes.

Any document provided in source format (i.e., in a modiﬁable form such as in FrameMaker or Microsoft Word format) is subject to use and distribution restrictions that are independent of and supplemental to any and all conﬁdentiality restrictions. UNDER NO CIRCUMSTANCES MAY A DOCUMENT PROVIDED IN SOURCE FORMAT BE DISTRIBUTED TO A THIRD PARTY IN SOURCE FORMAT WITHOUT THE EXPRESS WRITTEN PERMISSION OF MIPS TECHNOLOGIES, INC.

MIPS Technologiesreserves the right to change the information contained in this document to improve function, design or otherwise. MIPS Technologies does not assume any liability arising out of the application or use of this information, or of any error or omission in such information. Any warranties, whether express, statutory, implied or otherwise, including but not limited to the implied warranties of merchantability or ﬁtness for a particular purpose, are excluded. Except as expressly provided in any written license agreement from MIPS Technologies or an authorized third party, the furnishing of this document does not give recipient any license to any intellectual property rights, including any patent rights, that cover the information in this document.

The information contained in this document shall not be exported, reexported, transferred, or released, directly or indirectly, in violation of the law of any country or international law, regulation, treaty, Executive Order, statute, amendments or supplements thereto. Should a conﬂict arise regarding the export, reexport, transfer, or release of the information contained in this document, the laws of the United States of America shall be the governing law.

The information contained in this document constitutes one or more of the following: commercial computer software, commercial computer software documentation or other commercial items. If the user of this information, or any related documentation of any kind, including related technical data or manuals, is an agency, department, or other entity of the United States government ("Government"), the use, duplication, reproduction, release, modiﬁcation, disclosure, or transfer of this information, or any related documentation of any kind, is restricted in accordance with Federal Acquisition Regulation 12.212 for civilian agencies and Defense Federal Acquisition Regulation Supplement 227.7202 for military agencies. The use of this information by the Government is further restricted in accordance with the terms of the license agreement(s) and/or applicable contract terms and conditions covering this information from MIPS Technologies or an authorized third party.

MIPS, MIPS I, MIPS II, MIPS III, MIPS IV,MIPSV, MIPS-3D, MIPS16, MIPS16e, MIPS32, MIPS64, MIPS-Based, MIPSsim, MIPSpro, MIPS Technologies logo, MIPS-VERIFIED, MIPS-VERIFIED logo, 4K, 4Kc, 4Km, 4Kp, 4KE, 4KEc, 4KEm, 4KEp, 4KS, 4KSc, 4KSd, M4K, 5K, 5Kc, 5Kf, 24K, 24Kc, 24Kf, 24KE, 24KEc, 24KEf, 34K, 34Kc, 34Kf, 74K, 74Kc, 74Kf, 1004K, 1004Kc, 1004Kf, R3000, R4000, R5000, ASMACRO, Atlas, "At the core of the user experience.", BusBridge, Bus Navigator, CLAM, CorExtend, CoreFPGA, CoreLV, EC, FPGA View, FS2, FS2 FIRST SILICON SOLUTIONS logo, FS2 NAVIGATOR, HyperDebug, HyperJTAG, JALGO, Logic Navigator, Malta, MDMX, MED, MGB, OCI, PDtrace, the Pipeline, Pro Series, SEAD, SEAD-2, SmartMIPS, SOC-it, System Navigator, and YAMON are trademarks or registered trademarks of MIPS Technologies, Inc. in the United States and other countries.

All other trademarks referred to herein are the property of their respective owners.

Template: nB1.02, Built with tags: 2B

MIPS® Malta™ User’s Manual, Revision 01.07

Table of Contents

Chapter 1: Introduction..........................................................................................................................7

1.1: Overview...................................................................................................................................................... 7

Chapter 2: Getting Started...................................................................................................................11

2.1: Required Hardware ................................................................................................................................... 11

2.2: Optional Hardware..................................................................................................................................... 11

2.3: Wiring It Up................................................................................................................................................12

2.4: Power-up Sequence.................................................................................................................................. 12

Chapter 3: Memory Map.......................................................................................................................13

3.1: Revision Information..................................................................................................................................14

3.2: NMI Interrupts............................................................................................................................................15

3.3: NMI Acknowledge...................................................................................................................................... 15

3.4: Switches / Status....................................................................................................................................... 16

3.5: Displays..................................................................................................................................................... 17

3.6: Reset Control............................................................................................................................................. 19

3.7: CBUS UART, tty2...................................................................................................................................... 20

3.8: General Purpose I/O.................................................................................................................................. 20

3.9: I2C............................................................................................................................................................. 21

Chapter 4: Board Layout......................................................................................................................25

4.1: Connectors & Jumpers.............................................................................................................................. 26

4.2: Switches.................................................................................................................................................... 28

4.3: Displays / LEDs......................................................................................................................................... 29

Chapter 5: Hardware Description........................................................................................................31

5.1: PCI Bus ..................................................................................................................................................... 31

5.1.1: PCI Arbiter........................................................................................................................................32

5.2: I2C Bus......................................................................................................................................................32

5.3: Power ........................................................................................................................................................ 32

5.4: Reset......................................................................................................................................................... 33

5.5: Clocks........................................................................................................................................................33

5.6: Interrupt Controller..................................................................................................................................... 33

5.7: Serial Ports................................................................................................................................................ 37

5.7.1: File Download ..................................................................................................................................37

5.7.2: Serial Port Reset.............................................................................................................................. 38

5.8: Ethernet..................................................................................................................................................... 38

5.9: USB........................................................................................................................................................... 38

5.10: Keyboard / Mouse / IEEE1284 Parallel Port / Floppy Disk......................................................................38

5.11: Real Time Clock (RTC) ........................................................................................................................... 39

5.12: IDE/CompactFlash (True IDE Mode)....................................................................................................... 39

5.13: Flash Memory..........................................................................................................................................39

5.14: EEPROM................................................................................................................................................. 39

5.15: AMR (Audio Modem Riser)...................................................................................................................... 40

5.16: Front Panel Connector ............................................................................................................................ 40

5.17: Debug Access ......................................................................................................................................... 40

MIPS® Malta™ User’s Manual, Revision 01.07 3

5.17.1: Software Debug .............................................................................................................................40

5.17.2: Hardware Debug............................................................................................................................ 40

Chapter 6: 1284 Flash Download Format ...........................................................................................45

Chapter 7: Core Card Design...............................................................................................................49

7.1: Required Interfaces................................................................................................................................... 49

7.1.1: Power............................................................................................................................................... 49

7.1.2: PCI Bus............................................................................................................................................ 49

7.1.3: Clock................................................................................................................................................ 49

7.1.4: Revision Number.............................................................................................................................. 49

7.1.5: I2C bus............................................................................................................................................. 49

7.1.6: Interrupts.......................................................................................................................................... 49

7.1.7: Endian.............................................................................................................................................. 50

7.1.8: CBUS............................................................................................................................................... 50

7.1.9: EJTAG..............................................................................................................................................51

7.1.10: Misc................................................................................................................................................ 51

7.2: Signals.......................................................................................................................................................52

7.2.1: J3 Connector.................................................................................................................................... 53

7.2.2: J4 Connector.................................................................................................................................... 55

7.3: Physical Design......................................................................................................................................... 56

4 MIPS® Malta™ User’s Manual, Revision 01.07

List of Figures

Figure 1.1: MaltaTM Development Platform Block Diagram...................................................................................... 8

Figure 4.1: Malta Board Layout............................................................................................................................... 25

Figure 4.2: Rear Panel Connector Layout .............................................................................................................. 26

Figure 5.1: PCI Arbiter Connections ....................................................................................................................... 32

Figure 5.2: Interrupt Wiring ..................................................................................................................................... 35

Figure 5.3: Front Panel Connector.......................................................................................................................... 40

Figure 7.1: CBUS Read Cycle ................................................................................................................................ 50

Figure 7.2: CBUS Write Cycle.................................................................................................................................51

Figure 7.3: J3 and J4 Alignment ............................................................................................................................. 57

Figure 7.4: Core Card Template Layout..................................................................................................................58

MIPS® Malta™ User’s Manual, Revision 01.07 5

List of Tables

Table 3.1: Malta Physical Memory Map.................................................................................................................. 13

Table 3.2: I2C Slave Address Map ......................................................................................................................... 14

Table 3.3: REVISION Register ............................................................................................................................... 14

Table 3.4: NMISTATUS Register............................................................................................................................ 15

Table 3.5: NMIACK Register................................................................................................................................... 16

Table 3.6: SWITCH Register...................................................................................................................................16

Table 3.7: STATUS Register .................................................................................................................................. 16

Table 3.8: JMPRS Register .................................................................................................................................... 17

Table 3.9: Display Registers. BASE = 0x1F00.0400 .............................................................................................. 17

Table 3.10: LEDBAR Register ................................................................................................................................ 18

Table 3.11: ASCIIWORD Register.......................................................................................................................... 19

Table 3.12: ASCIIPOS0-7 Registers....................................................................................................................... 19

Table 3.13: SOFTRES Register.............................................................................................................................. 19

Table 3.14: BRKRES Register................................................................................................................................ 20

Table 3.15: UART Registers. BASE = 0x1F00.0900 .............................................................................................. 20

Table 3.16: GPOUT Register.................................................................................................................................. 21

Table 3.17: GPINP Register ................................................................................................................................... 21

Table 3.18: I2CINP Register...................................................................................................................................22

Table 3.19: I2COE Register.................................................................................................................................... 22

Table 3.20: I2COUT Register ................................................................................................................................. 22

Table 3.21: I2CSEL Register .................................................................................................................................. 23

Table 4.1: Interface Connectors.............................................................................................................................. 26

Table 4.2: Jumpers ................................................................................................................................................. 27

Table 4.3: Switches................................................................................................................................................. 28

Table 4.4: LEDs ...................................................................................................................................................... 29

Table 4.5: Ethernet Connector LED Functionality................................................................................................... 30

Table 5.1: IDSEL and INT# for PCI Devices........................................................................................................... 31

Table 5.2: IRQ 0..15 Mapping................................................................................................................................. 36

Table 5.3: CPU INT0..5 and CPU NMI Mapping..................................................................................................... 36

Table 5.4: Serial Port Pinouts ................................................................................................................................. 37

Table 5.5: Testpoints .............................................................................................................................................. 40

Table 5.6: Logic Analyser Connectors....................................................................................................................41

Table 6.1: Download Codes.................................................................................................................................... 46

Table 6.2: Flash Download Error Messages........................................................................................................... 46

Table 7.1: CBUS AC Timing Parameters................................................................................................................ 51

Table 7.2: Core Card Interface Signals................................................................................................................... 52

Table 7.3: J3 Pin List .............................................................................................................................................. 53

Table 7.4: J4 Pin List .............................................................................................................................................. 55

Table 7.5: Core Card Component Height Restrictions............................................................................................ 57

6 MIPS® Malta™ User’s Manual, Revision 01.07

Chapter 1

Introduction

This document is the primary reference document for the Malta™ Development Board.

1.1 Overview

The Malta Board provides a standard platform for software development with MIPS32® and MIPS64® processors. The platform is composed of two parts: the Malta Motherboard, which holds the CPU-independent parts of the circuitry, and one or more CoreLV or CoreFPGA Core boards, which hold the MIPS CPU plus its System Controller and fast SDRAM memory.

The Malta Board is designed around a standard PC chipset, which provides all the advantages of easy-to-obtain software drivers. It is supplied with the YAMON ROM monitor in the on-board Flash memory, which can be reprogrammed from a PC or workstation via the IEEE1284 port. The feature set extends from low-level debugging aids, such as DIP switches, LED displays, and logic analyzer connectors, to sophisticated EJTAG debugger connectivity, audio support, IDE. ﬂash disks and Ethernet. Four PCI slots on the board give the user a high degree of ﬂexibility in extending the functionality of the system. The board is an ATX form factor and is intended to be used in an ATXcabinet.

The major components of the Malta Board are shown in Figure 1.1 and listed below:

• ATX form factor

• Daughter card hosting either an FPGA implementation of a synthesizable core or a Lead Vehicle

• 100 Mbps Ethernet

• 4 PCI slots

• Audio modem riser connector

• Serial, parallel, USB, keyboard, mouse ports

• IDE and compact ﬂash slots

• 4 Mbytes boot Flash

• 64 Mbytes SDRAM

• EJTAG v2.5 debugger connector

• YAMON™ ROM Monitor

MIPS® Malta™ User’s Manual, Revision 01.07 7

Introduction

Figure 1.1 MaltaTM Development Platform Block Diagram

System RAM

Malta/Core interface

tty0

tty1

1284

Floppy

KBD/

Mouse

Primary IDE

Secondary IDE/

CompactFlash

PCI

Arbiter

SMsC

FDC37M817

Super I/O Controller

ISA

Intel

82371EB

(PIIX4E)

South Bridge

Timer

RTC

PCI

PCI Bridge

& SDRAM

Controller

CBUS

LED(x8)

SYSAD

CLK

INT

ASCII LED

CBUS FPGA

Controller

UART

Monitor Flash 4 Mbyte (x32)

CPU

DIL switch

(interrupts, etc.)

CLK

tty2

USB

Interrupt

Controller

PROM

CLK

Ethernet

AMD

Am79C973

PROM

Ethernet

Controller

CLK

Cypress

CY2278A

Clock/Synthesizer

Driver

AMR slot

Crystal

CS4281

PCI slot 1-4

Audio

Controller

CLK

Reset

On/NMI

8 MIPS® Malta™ User’s Manual, Revision 01.07

1.1 Overview

The Core board shown in Figure 1.1 is a typical implementation. Though the Core Board is not strictly within the scope of this document, it is worth noting that all Core Boards conform to the same interface speciﬁcation, which is described in Chapter 7, “Core Card Design” on page 49. Also worth noting is that most Core Boards generate their own clock, independently of the PCI clock. Nothing on Malta is synchronized to the Core Board clock—the CBUS protocol is asynchronous by nature. The CBUS allows the CPU to access peripherals, which either have to be available before the PCI bus has been conﬁgured (for example, the Flash memory from which it boots) or those that require simple, low-latency access (for example, the debug LEDs and ASCII display, the tty2 port. and so on).

The PCI bus is 32-bit, 33 MHz PCI standard version 2.2 compliant (Reference [1]), and allows devices on the bus DMA access to the DRAM on the Core Board. Four 5V PCI slots are provided on Malta to allow insertion of optional peripherals (for example, a video controller), and also to provide a way of monitoring trafﬁc on this bus. The PCI bus contains the following components:

• Core Board connector for connection to the system controller on the Core Board.

• Intel PIIX4E South Bridge, 82371E (U9).

• AMD Ethernet controller, Am79C973 (U41).

• Crystal Audio controller, CS4281 (U23).

• Four 5V, 32 bit PCI connectors (J12-J15) that can be used for debug / trace purposes or for installation of a PCI board.

The Malta Board has a PC-like structure with a South Bridge. An ISA bus is attached to the South Bridge for connection with the Super I/O (U11). The Super I/O contains the following components:

• PS/2 Keyboard and Mouse (J7).

• 1284 parallel port (J6).

• Two serial ports tty0 and tty1 (J6).

• Floppy drive, only drive A supported (J21).

The Monitor Flash is used to boot the system.

In addition to the YAMON monitor, the Malta Board includes a sample Linux port. BSPs for Microsoft® Windows® CE, Nucleus Plus, and Windriver Systems VxWorks are also available.

MIPS® Malta™ User’s Manual, Revision 01.07 9

Introduction

10 MIPS® Malta™ User’s Manual, Revision 01.07

Chapter 2

Getting Started

2.1 Required Hardware

In addition to the basic Malta motherboard, you will typically need:

• a suitable standard ATX cabinet with power supply. For a power supply with stand-by capabilities, a minimum current of 720 mA is required (1A/1.5A peak recommended) for the 5V stand-by voltage.

• the Core Board that contains the MIPS CPU

• a serial cable for RS232 serial connection. The cable must be a Null Modem cable with 9 way ‘D’ female connector in both ends.

2.2 Optional Hardware

The following may also be useful, depending on your application:

• Ethernet cable

• USB cable

• PS2 Keyboard / mouse

• IDE disk drive and cabling

• Type I or II CompactFlash module (supporting True IDE mode)

• Floppy disk drive and cabling

The following are useful for debugging:

• LA probe connectors (that match the AMP Mictor headers) if you have an HP Logic Analyser

• PCI probe board, if you want to be able to monitor activity on the internal PCI bus (for example, FuturePlus FS2000)

• Standard parallel-port download cable for extending the parallel male-male conversion cable

• Standard 10-pin header to DB9 converter cable for tty2

MIPS® Malta™ User’s Manual, Revision 01.07 11

Getting Started

2.3 Wiring It Up

Begin by connecting the Core Board to the Malta motherboard. Notice that the connectors J3 and J4 have the same numbers on both boards, and one of the corner mounting pillars is offset to prevent incorrect insertion. When removing the Core Board at some later date, be careful not to bend it. Under each corner of the Core Board is a mounting pillar, with a gap where a screwdriver can be inserted to gently lever it up. Only apply the screwdriver to the PCB area around the mounting holes to avoid accidently cutting any tracks.

Before turning on the power, you will probably want to have set up the following:

• tty0. The supplied PROM monitor (YAMON) by default prints its welcome message via the tty0 port (J6), using

38.4 kbaud, 8 bits/char, RTS/CTS hardware handshaking, without parity. A 5-wire cable is sufﬁcient. The implemented signals must be RXD, TXD, RTS, CTS, and GND. See Section 5.7, "Serial Ports" for the serial connector pinout.

• Ethernet. Twisted-pair ethernet cable will plug into the socket on the rear edge of the board. This will auto conﬁgure at 10 or 100Mbit/s, half/full-duplex.

• Check that the settings of S5 switches are correct, as speciﬁed in Section 4.2, "Switches".

2.4 Power-up Sequence

When you connect the power supply and switch it on, the board is powered up. Check that the green “ATX ON”, “3V3”, “5V”, and “STBY” LEDs are on, indicating good power.

NOTE: With some ATX supplies, Malta draws so little current that the supply is not stable. This is technically a deviation from the ATX spec.

NOTE: The board is brought into “stand-by” mode by pressing the switch marked “ON/NMI” (S4) for more than four seconds. The “ATX ON” LED is lit when in “stand-by” mode. Press “ON/NMI” to bring up the board again.

The green “FPGA” LED should be on, indicating that the board’s FPGA has booted.

The red “RST” LED should be off. If it is lit, it indicates that something is holding the board in reset.

When the CPU initially boots, YAMON signs-on using the tty0 serial port (the left one) with information about the board’s conﬁguration, for example, board revision, SDRAM size, etc.

You should now arrive at YAMON’s prompt line. Simultaneously, you should see the word “YAMON”on the ASCII LED display. If you do not see this, check the YAMON User’s Manual for the meaning of the displayed messages.

Yamon’s help command lists the available commands, and help <command name> gives more detailed information about a speciﬁc command.

The board’s default mode is little endian. You can change to big-endian using S5-2, as described in Table 4.3.

12 MIPS® Malta™ User’s Manual, Revision 01.07

Chapter 3

Memory Map

This chapter describes the Malta Board’s memory map and its control/status registers as seen by the CPU. The memory map showing the starting addresses of the major devices on the board is shown in Table 3.1.

Base Address Size Function

Table 3.1 Malta Physical Memory Map

0000.0000

0800.0000 256 Mbytes Typically PCI

1800.0000 62 Mbytes Typically PCI 1BE0.0000 2 Mbyte Typically System controller’s internal registers 1C00.0000 32 Mbytes Typically not used

1E00.0000 4 Mbytes Monitor Flash 1E40.0000 12 Mbytes Reserved 1F00.0000 12 Mbytes Switches

(*)

128Mbytes Typically SDRAM (on Core Board)

LEDs ASCII display Soft reset FPGA revision number CBUS UART (tty2) General purpose I/O

C controller

1F10.0000 11 Mbytes Typically System Controller speciﬁc. 1FC0.0000 4Mbyte Maps to Monitor Flash 1FD0.0000 3 Mbytes Typically System Controller speciﬁc.

The shaded area of the table indicate memory areas whose mapping depends on the implementation of the

Core Board and on software.

The memory area 000F.0000-000F.FFFF (PC BIOS area) is only accessible from the CPU and not from the

PCI bus (the South Bridge decodes this memory area).

Note: Address 1FC0.0010 in Flash memory is “special”—a read from this address reads the contents of the Revision register, allowing software to identify the hardware environment and conﬁgure itself accordingly. The next address, 1E00.0010, decodes to an address in Flash memory.

MIPS® Malta™ User’s Manual, Revision 01.07 13

Memory Map

RAM is typically mapped at the bottom of memory, so that exception vectors are located in fast memory.

Malta does not specify a mapping for addresses above 0x2000.0000. These addresses are accessed via kuseg, using mapping deﬁned by TLB entries.

The I2C bus (called the SMB bus in the Intel documentation) is controlled by the CBUS FPGA (it can also be controlled by the controller in the South Bridge). The I2C bus address map is shown in Table 3.2.

Table 3.2 I

I2C Slave Address Size Function

0x50 256 bytes Core Board, PC-100 SDRAM 0x51 256 bytes Core Board, optional PC-100

0x52 256 bytes Core Board, optional PC-100

0x53 256 bytes Core Board, optional PC-100

C Slave Address Map

SDRAM

0x54-0x57 1024 bytes Malta EEPROM - read-only

Note that all addresses shown are physical addresses. You should use the macros in the header ﬁles to access all registers and ﬁelds [3].

All registers are addressed as 32-bit words, on 64-bit word boundaries. This convention allows software to access all registers using the same word address in both big- and little-endian modes. Those registers that contain a single value are not described in bit-ﬁeld detail; these values occupy the least-signiﬁcant bit of the register.

3.1 Revision Information

The Revision register contains information about the revision of the Malta and Core Boards.

Name: REVISION Address: 0x1FC0.0010 Access: RO Reset Value: n/a

Bits Field Name Function Initial Value

Contains serial number

Table 3.3 REVISION Register

31:24 Reserved Reserved 0 23:16 FPGRV 8-bit binary number gives revision of CBUS

15:10 CORID 6-bit Core Board ID n/a 9:8 CORRV 2-bit Core Board revision n/a

14 MIPS® Malta™ User’s Manual, Revision 01.07

n/a

FPGA.

Bits Field Name Function Initial Value

7:4 PROID 4-bit binary number gives product ID 0x2 3:0 PRORV 4-bit binary number gives product revision. n/a

3.2 NMI Interrupts

There are two sources of NMI:

• ON/NMI push button

• South Bridge due to assertion of PCI SERR (from PCI slot or Core card) or assertion of ISA IOCHK.

When the ON/NMI push button is activated, the signal is debounced and latched in the NMI interrupt controller. The South Bridge NMI is routed through the NMI controller as it is. These signals then generate an active state on the NMIN pin of the MIPS Core Board. The NMISTATUS register can be read to determine the cause of the NMI.

3.2 NMI Interrupts

Table 3.3 REVISION Register (Continued)

Name: NMISTATUS Address: 0x1F00.0024 Access: RO Reset Value: n/a

Bits Field Name Function Initial Value

31:1 Reserved Reserved n/a 1 SB Pending NMI from the South Bridge n/a 0 ONNMI Pending NMI from the ON/NMI push button n/a

3.3 NMI Acknowledge

The ON/NMI interrupt is by nature transient. Therefore it is debounced and latched and thereafter treated as an ordinary level-based interrupt in the NMI interrupt controller. The NMI interrupt can be cleared by writing a “1” to the NMIACK register. Note that South Bridge NMI is acknowledged in the South Bridge.

Name: NMIACK Address: 0x1F00.0104

Table 3.4 NMISTATUS Register

Access: WO Reset Value: n/a

MIPS® Malta™ User’s Manual, Revision 01.07 15

Memory Map

Bits Field Name Function Initial Value

31:1 Reserved Reserved n/a 0 ONNMI Write 1 to acknowledge ON/NMI NMI n/a

3.4 Switches / Status

The SWITCH, STATUS, and JPMRS registers allow software to monitor the state of various switches and jumpers on the Malta Board. All DIP switches have a value of “1” for a switch in the “ON” position.

A switch is considered ON if any of the following are true:

• It is in the position marked “ON” on the switch body.

• It is in the position marked “CLOSED” or not in the “OPEN” position as marked on the switch body.

There is no debouncing on these registers, so if software wants to monitor a value while it changes, allowance for this must be made by waiting for the new value to become stable.

Table 3.5 NMIACK Register

For the DIP switches S2 & S5, bit 0 is marked by a dot or by a “0” in the silkscreen, or the switch is marked by a “1”.

Name: SWITCH Address: 0x1F00.0200 Access: RO Reset Value: n/a

Table 3.6 SWITCH Register

Bits Field Name Function Initial Value

31:8 Reserved Reserved 0 7:0 S2 8-bit value of the setting of DIP switch S2. n/a

Name: STATUS Address: 0x1F00.0208 Access: RO Reset Value: n/a

Table 3.7 STATUS Register

Bits Field Name Function Initial Value

31:5 Reserved Reserved 0 4 MFWR “1” indicates Monitor Flash lock bits are write

16 MIPS® Malta™ User’s Manual, Revision 01.07

n/a

protected (JP1 ﬁtted).

Table 3.7 STATUS Register (Continued)

Bits Field Name Function Initial Value

3.5 Displays

3 S54 DIP switch S5-4.

YAMON use this switch. “1” will set YAMON in factory default mode

(communication on tty0, etc.). 2 S53 DIP switch S5-3 n/a 1 BIGEND “1” indicates big endian mode, as controlled by

switch S5-2. 0 Reserved Reserved 0

Name: JMPRS Address: 0x1F00.0210 Access: RO Reset Value: n/a

n/a

Table 3.8 JMPRS Register

Bits Field Name Function Initial Value

31:5 Reserved Reserved 0 4:2 PCICLK PCI clock frequency 10-37.5MHZ

See Table 4.2 Bit 4 is Pins 5-6 Bit 3 is Pins 3-4 Bit 2 is Pins 1-2 “1” = jumper ﬁtted

1 EELOCK

0 Reserved Reserved 0

State of JP2: Not ﬁtted ~ “1” = write protected.

I2C EEPROM

n/a

3.5 Displays

There are 2 display devices on the board: an 8-LED array (D28 is a 10-LED, but only 8 are used), and an 8-character ASCII display (U42). These are controlled using the registers shown in Table 3.9 through Table 3.12.

Table 3.9 Display Registers. BASE = 0x1F00.0400

LEDBAR 0x0000.0008 R/W 8 bits each corresponding to 1 LED.

ASCIIWORD 0x0000.0010 WO Writing a 32-bit word to this register

MIPS® Malta™ User’s Manual, Revision 01.07 17

1 = ON

will cause it to be displayed in hex on the ASCII character display.

Memory Map

Table 3.9 Display Registers. BASE = 0x1F00.0400 (Continued)

ASCIIPOS0 0x0000.0018 WO Writing an ASCII value to this regis-

ter updates ASCII display position ‘0’, which is the left-most positioned character.

ASCIIPOS1 0x0000.0020 WO Writing an ASCII value to this regis-

ter updates ASCII display position ‘1’.

ASCIIPOS2 0x0000.0028 WO Writing an ASCII value to this regis-

ter updates ASCII display position ‘2’.

ASCIIPOS3 0x0000.0030 WO Writing an ASCII value to this regis-

ter updates ASCII display position ‘3’.

ASCIIPOS4 0x0000.0038 WO Writing an ASCII value to this regis-

ter updates ASCII display position ‘4’.

ASCIIPOS5 0x0000.0040 WO Writing an ASCII value to this regis-

ter updates ASCII display position ‘5’.

ASCIIPOS6 0x0000.0048 WO Writing an ASCII value to this regis-

ter updates ASCII display position ‘6’.

ASCIIPOS7 0x0000.0050 WO Writing an ASCII value to this regis-

ter updates ASCII display position ‘7’, which is the right-most positioned character.

Name: LEDBAR Address: 0x1F00.0408 Access: R/W Reset Value: 0x00

Table 3.10 LEDBAR Register

Bits Field Name Function Initial Value

31:8 Reserved Reserved 0 7:0 BAR 8 bits each corresponding to 1 LED (1 = ON) 0x00

Name: ASCIIWORD Address: 0x1F00.0410 Access: WO Reset Value: n/a

18 MIPS® Malta™ User’s Manual, Revision 01.07

Table 3.11 ASCIIWORD Register

Bits Field Name Function Initial Value

3.6 Reset Control

31:0 HEX Writing a 32-bit word to this register will

Bits Field Name Function Initial Value

31:8 Reserved Reserved n/a 7:0 ASCII Writing an ASCII value to this register updates

3.6 Reset Control

n/a cause it to be displayed in hex on the ASCII character display.

Name: ASCIIPOS0 Address: 0x1F00.0418 Access: WO Reset Value: n/a

Table 3.12 ASCIIPOS0-7 Registers

n/a

ASCII display position ‘0’. Position ‘0’ is the left-most positioned character.

There are two reset functionalities that are controlled by software: writing a “magic” value to the SOFTRES register immediately triggers a reset of the whole board, and the BRKRES register controls how the “break” condition on the tty0 port is monitored. Both reset functions generate a board reset with the exact same effect as if you had pressed the reset button.

Name: SOFTRES Address: 0x1F00.0500 Access: WO Reset Value: 0x00

Table 3.13 SOFTRES Register

Bits Field Name Function Initial Value

31:8 Reserved Reserved n/a 7:0 RESET Writing the magic value GORESET (==0x42)

to this ﬁeld will initiate a board reset

Name: BRKRES Address: 0x1F00.0508 Access: R/W

0x00

MIPS® Malta™ User’s Manual, Revision 01.07 19

+ 42 hidden pages

Mips Technologies Malta User Manual

Specifications and Main Features

Frequently Asked Questions

User Manual