The kit comprises a baseboard with a soldered SAMA5D27 SOM1 module. The module features a
SAMA5D27-D1G-CU SIP embedding a 1-Gbit DDR2 SDRAM. The SOM offers a reliable and costeffective embedded platform for building end products, as well as a small form factor, complemented by
many connectivity interfaces. The SOM is a fully-featured industrially-certified single board computer
designed for integration into customer applications.
The SOM module is a purpose-built small footprint hardware platform equipped with a wide array of highspeed connectivity engineered to support various applications such as IoT endpoints, wearables,
appliances or industrial equipment.
SAMA5D27 SOM1 Kit1
Product Overview
The SOM integrates a 1-Gbit DDR2 SDRAM, a QSPI memory and a 10/100 Mbps Ethernet controller.
128 GPIO pins are provided by the SOM for general use in the system. All GPIO pins are independent
and can be configured as inputs or outputs, with or without pull-up/pull-down resistors.
The baseboard features a wide range of peripherals, as well as a user interface and expansion options,
including two mikroBUS™ click interface headers to support over 300 MikroElektronika click boards™ and
one Pmod™ interface.
Table 2-1. Baseboard Features
Characteristics SpecificationsComponents
MemoryOne QSPI Flash (unmounted)Tested with Macronix MX25L25673GM2I-08G
Microchip SAM3U micro-controller with
embedded J-Link firmware
–
–
Power ON, Reset, Wakeup, User Free
10-pin male connector
6-pin female connector
2x8-pin female connector
CharacteristicSpecification
Ordering codeATSAMA5D27-SOM1-EK1
Board supply voltageUSB-powered
TemperatureOperating: 0°C to +70°C
Relative humidity0 to 90% (non-condensing)
Baseboard dimensions135 × 90 × 20 mm
RoHS statusCompliant
2.4 Power Sources
Two options are available to power up the baseboard:
•USB powering through the USB Micro-AB connector (J17 - default configuration)
•Powering through the USB Micro-AB connector on the J-Link-OB Embedded Debugger interface
(J10)
The two power sources can coexist. A priority mechanism manages the automatic switching between the
two. The priority source is J-Link (J10), the secondary source is the USB port (J17).
This section covers the specifications of the SAMA5D27 SOM1 Kit1 baseboard and provides a high-level
description of the baseboard's major components and interfaces. This document is not intended to
provide a detailed documentation about the processor or about any other component used on the
baseboard. It is expected that the user will refer to the appropriate documents of these devices to access
detailed information.
3.1 Baseboard Overview
The fully-featured SAMA5D27 SOM1 Kit1 baseboard integrates multiple peripherals and interface
connectors, as shown in the figure below.
Figure 3-1. SAMA5D27 SOM1 Kit1 Baseboard Overview
SAMA5D27 SOM1 Kit1
Baseboard Components
The following picture illustrates the kit block diagram.
The figure below shows the default jumper settings. Jumpers in red are configuration items and current
measurement points. The following table describes the functionality of the jumpers.
3.2.2 Power Supply Topology and Power Distribution
100k
0402
1%
R8
5
84
3
DMP2160
Q1B
1 2
J1
5
84
3
DMP2160
Q2B
0.1uF
50V
0402
C4
10k
0402
5%
R3
0.1uF
50V
0402
C9
2
71
6
DMP2160
Q2A
2
71
6
DMP2160
Q1A
100k
0402
1%
R12
0.1uF
50V
0402
C1
100k
0402
1%
R1
VBUS_JLINKVDD_MAIN_5V
VBUS_USBA
Shunt 2.54mm 1x2
CAUTION
3.2.2.1 Input Power Options
The board power source can come through either a USB connector (J10 or J17) connected to a PC or a
5V DC-USB power supply unit. These USB power sources are sufficient to supply the board in most
applications.
Important: In case of an external device connected through the USB-B port, it is
recommended to use the 5V DC-USB power supply unit as the main power source for the entire
system rather than a PC or a USB hub, which are limited to 500 mA typical.
The baseboard embeds a local power management stage comprising two sets of load switches,
respectively implemented by MOSFET DMP2160 and DC/DC converter MIC23451.
The following figure is a schematic of the power options.
Figure 3-5. Input Powering
SAMA5D27 SOM1 Kit1
Baseboard Components
Note: PC/USB-powered operation eliminates additional wires and batteries. It is the preferred mode of
operation for any project that requires only a 5V source at up to 500 mA.
Jumper J1 is used to perform MAIN_5V current measurements on the baseboard.
3.2.2.2 Power Supply Requirements and Restrictions
Detailed information on the device power supplies is provided in tables “SAMA5D2 Power Supplies” and
“Power Supply Connections” in the SAMA5D2 Series datasheet.
3.2.2.3 Power-up and Power-down Considerations
Power-up and power-down considerations are described in section “Power Considerations” of the
SAMA5D2 Series datasheet.
The power-up and power-down sequences provided in the SAMA5D2 Series datasheet must be
respected for reliable operation of the device. These are respected by the on-board MIC23451.
3.2.2.4 Power Management
The baseboard power management uses a MIC23451 PMIC, which is a triple synchronous buck regulator
with HyperLight Load® mode featuring a power good indicator. The triple DC-DC step down power
regulator delivers two outputs: 3.3V/2A and 1.8V/2A.
While the external power is being applied, the baseboard can be shut down by software and then woken
up by action on the PB2 push button, which activates the WKUP signal.
The figure below shows the power management scheme.
Figure 3-6. Baseboard Power Management
One PIO (PD8) is used to check the status of the main regulator.
Table 3-3. Power Good Signal
PIOMnemonicSignal Description
PD8BB_PWR_GOODHigh level = power is established
3.2.2.5 Supply Group Configuration
The main regulator provides the 3.3V for the SOM and all power supplies required by the baseboard:
The baseboard features a power source in order to permanently power the backup area of the SAMA5D2
device (refer to the SAMA5D2 Series datasheet). A super capacitor (C14) sustains such permanent
power to VDDBU when all system power sources are off.
Figure 3-8. VDDBU Powering Options
SAMA5D27 SOM1 Kit1
Baseboard Components
3.2.3 Shutdown Circuitry
On the baseboard, this circuitry is implemented but inhibited by default (R131 is not populated).
The SHDN signal, output of the shutdown controller, signals the shutdown request to the power supply.
This output signal is supplied by VDDBU that is present in Backup mode.
The shutdown controller manages the main power supply and is connected to the ENABLE input pin of
the DC/DC converter providing the main power supplies of the system.
•One reset push button (PB1). When pressed and released, the baseboard is reset.
•One wake-up push button (PB2) connected to the SAMA5D27 WKUP pin, used to exit the
processor from Backup mode.
•One power-on button (PB3).
Figure 3-10. System Push Buttons
•One user momentary push button (PB4) connected to PIO PA29, and optionally to PIOBU1.
The wake-up is available only if the shutdown controller is used (see figure Shutdown Controller).
Figure 3-11. User Push Button
3.2.5 Additional Memories
One additional memory, QSPI device U9, can be soldered on the baseboard. This QSPI Flash memory
uses the same PIOs as the SOM QSPI. Such configuration makes it possible to choose between two
bootable memories.
The figure below illustrates the QSPI memory implementation.
Figure 3-12. Optional QSPI Serial Data Flash on Baseboard
One jumper (J13) controls the selection (CS#) of the bootable memory components (QSPI) using a noninverting 3-state buffer.
Figure 3-13. CS Disable Boot
The rule of operation is:
•PB1 (RESET) pressed and J13 open = booting from QSPI on SOM
•PB1 (RESET) pressed and J13 closed = booting from QSPI on baseboard if fitted. The QSPI on
SOM is disabled.
Refer to the SAMA5D2 Series datasheet for more information on standard boot strategies and
sequencing.
SAMA5D27 SOM1 Kit1
Baseboard Components
3.2.6 Secure Digital Multimedia Card (SDMMC) Interface
The SD (Secure Digital) Card is a non-volatile memory card format used as a mass storage memory in
mobile devices.
3.2.6.1 Secure Digital Multimedia Card (SDMMC) Controller
The baseboard features two Secure Digital Multimedia Card (SDMMC) interfaces that support the
MultiMedia Card (e.MMC) Specification V4.41, the SD Memory Card Specification V3.0, and the SDIO
V3.0 specification. It is compliant with the SD Host Controller Standard V3.0 Specification.
•The SDMMC0 interface is connected to a standard SD card interface.
•The SDMMC1 interface is connected to a microSD card interface.
3.2.6.2 SDMMC0 Card Connector (J12)
A standard MMC/SD card connector, connected to SDMMC0, is mounted on the top side of the
baseboard. The SDMMC0 communication is based on a 12-pin interface (clock, command, write protect,
power switch and data (8)). A card detection switch is included.
The figure below illustrates the SDMMC0 interface implementation.
A microSD card connector, connected to SDMMC1, is mounted on the top side of the baseboard. The
SDMMC1 communication is based on a 6-pin interface (clock, command and four data). A card detection
switch is included. The microSD connector can be used to connect any microSD card for mass storage.
ATECC608A is a member of the CryptoAuthentication family of crypto engine authentication devices with
highly secure hardware-based key storage.
The ATECC608A features a flexible command set enabling use in many applications, including
network/IoT node protection, anti-counterfeiting, firmware or media protection, secure data storage and
user password checking.
The device (U11) is mounted in an 8-lead UDFN package.
For more information, refer to the ATECC608A datasheet on www.microchip.com.
Figure 3-18. CryptoAuthentication ATECC608
Table 3-8. ATECC608 PIO Signal Descriptions
PIOMnemonicSharedSignal Description
PD21TWD0SOM E2PROM
PD22TWCK0SOM E2PROM
™
TWI data
24AA02E48
TWI clock
24AA02E48
3.2.7 Communication Interfaces
This section describes the signals and connectors related to the ETH, USB and CAN communication
interfaces.
3.2.7.1 Ethernet 10/100 (GMAC) Port
The on-board SOM integrates a 10/100 Mbps Ethernet controller (KSZ8081RNA) allowing direct
connection to any 10/100 Mbps Ethernet-based Local Area Network, for full interaction with local servers
and wide area networks such as the Internet.
ETH signals from the SOM are connected to a RJ45 MagJack. Additionally, for monitoring and control
purposes, a LED functionality is carried on the RJ45 connector to indicate link status.
The USB (Universal Serial Bus) is a hot-pluggable general-purpose high-speed I/O standard for computer
peripherals. The standard defines connector types, cabling, and communication protocols for
interconnecting a wide variety of electronic devices. The USB 2.0 Specification defines data transfer rates
as high as 480 Mbps (also known as High Speed USB). A USB host bus connector uses 4 pins: a power
supply pin (5V), a differential pair (D+ and D- pins) and a ground pin.
The baseboard features three USB communication ports named USB-A to USB-C:
•USB-A device interface
–One USB device standard micro-AB connector.
–This port offers a VBUS detection function through the R81-R83 resistor ladder.
–The USB-A port is used as a secondary power source and as a communication link for the
baseboard, and derives power from the PC over the USB cable. In most cases, this port is
limited to 500 mA.
•USB-B (host port B high- and full-speed interface)
–One USB host type C connector.
–The USB-B host port is equipped with a 500 mA high-side power switch.
•USB-C (High-Speed Inter-Chip/HSIC port)
–One USB high-speed host port with an HSIC interface.
–The port is connected to a single 2-pin header (not populated).
3.2.7.3 USB-A Interface
The figure below shows the USB implementation on the USB-A port terminated on a micro USB type
microAB connector.
The USB-B Host port is equipped with a 500 mA high-side power switch for self-powered and buspowered applications. If the client device is bus-powered, the carrier can supply a 5V, 500mA power to
the client device. The USBB_EN_5V_PA27 signal controls the power switch and current limiter, the
Microchip MIC2025, which in turn supplies power to a bus-powered client device. Per the USB
specification, bus-powered USB 2.0 devices are limited to a maximum of 500 mA. The MIC2025 limits the
current and indicates an overcurrent with the USBB_OVCUR_PD19 signal.
High-Speed Inter-Chip (HSIC) is a standard for USB chip-to-chip interconnect with a 2-signal (strobe,
data) source synchronous serial interface using 240 MHz DDR signaling to provide only high-speed 480
Mbps data rate.
The interface operates at high speed, 480 Mbps, and is fully compatible with existing USB software
stacks. It meets all data transfer needs through a single unified USB software stack.
The HSIC interface is connected to two-point header J18. This connector is not mounted.
Figure 3-26. HSIC Interface J18
3.2.7.6 CAN Interface
This section lists the signals related to the Controller Area Network (CAN) interface.
The CAN interface transmits and receives signals from the SOM. CAN PIOs PC26 and PC27 are
connected to the CAN transceiver (ATA6561) and the output signals from the transceiver are connected
to the screw connector (J16) physically located on top of the baseboard.
The baseboard provides a FPC connector with 24 bits of data and control signals to the LCD interface.
Other signals are used to control the LCD and are available on connector J26: TWI, SPI, two GPIOs for
interrupt, 1-wire and power supply lines.
This connector is used to connect LCD display type TM43xx series, TM5000 series or TM7000 series
from PDA Inc. (www.pdaatl.com).
A 50-pin FPC (J26) header is provided on the baseboard to interface the LCD module with 24-bit parallel
RGB.
The connector provides two PIOs as interrupts, one SPI and a TWI port to interface the MaXTouch
touch controller or QTouch® button controller embedded on the LCD module.
®
In order to operate correctly out of the processor with various LCD modules, two voltage lines are
available: 3.3V and 5VCC (default). Both are selected by 0R resistors R81 and R83.
45GPIOPC25IRQ2Interrupt line for other I2C devices
46LCDPWMPC3PWMBacklight control
47RESETnRSTRESETReset for both display and maXTouch
48Main_5V/3V3VCCVCC3.3V or 5V supply (R81/R83 selected)
49Main_5V/3V3VCCVCC3.3V or 5V supply (R81/R83 selected)
50GNDGNDGNDGND
3.3.2 Image Sensor (ISC) Interface
This section describes the signals and connectors related to the ISC interface.
The Image Sensor Controller (ISC) system manages incoming data from a parallel or serial CSI-2 based
CMOS/CCD sensor. The system supports a single active interface, as well as the ITU-R BT 656/1120 422
protocol with an 8-bit or 10-bit data width and raw Bayer format. The internal image processor includes
adjustable white balance, color filter array interpolation, color correction, gamma correction, 12-bit to 10bit compression, programmable color space conversion, as well as horizontal and vertical chrominance
subsampling module.
•Two JTAG interfaces, one connected from the MPU using connector J11 and one through the JLink-OB interface USB port J10
3.4.1 Debug JTAG
This section describes the signals and connectors related to the JTAG interface.
A 10-pin JTAG header is provided on the baseboard to facilitate software development and debugging
using various JTAG emulators. The interface signals have a voltage level of 3.3V.
Figure 3-34. JTAG Interface
Figure 3-35. JTAG Connector J11 Location
SAMA5D27 SOM1 Kit1
Baseboard Components
The table below describes the pin assignment of JTAG connector J11.
Table 3-18. JTAG/ICE Connector J11 Pin Assignment
Pin No MnemonicSignal Description
1VTref. 3.3V powerThis is the target reference voltage (main 3.3V).
2TMS TEST MODE SELECTJTAG mode set input into target processor
3GNDCommon ground
TCK TEST CLOCK - Output timing signal,
4
for synchronizing test logic and control
register access
5GNDCommon ground
TDO JTAG TEST DATA OUTPUT - Serial
6
data input from the target
RTCK - Input return test clock signal from
7
the target
TDI TEST DATA INPUT - Serial data output
8
line, sampled on the rising edge of the TCK
signal
JTAG clock signal into target processor
JTAG data output from target processor
Some targets with a slow system clock must
synchronize the JTAG inputs to internal clocks. In
the present case, such synchronization is
unneeded and TCK is merely looped back into
RTCK.
JTAG data input into target processor
9GNDCommon ground
10nRST RESET
3.4.2 Embedded Debugger (J-Link-OB) Interface
The baseboard includes a built-in SEGGER J-Link-On-Board device. The functionality is implemented
with an ATSAM3U4C microcontroller in an LQFP100 package. The ATSAM3U4C provides JTAG
functions and a bridge USB/Serial debug port (CDC). One dual LED D4 mounted on the baseboard
shows the status of the J-Link-On-Board device.
J-Link-OB-ATSAM3U4C was designed in order to provide an efficient, low-cost, on-board alternative to
the standard J-Link.
The internal J-Link-OB connects to the target only after it receives a first command; otherwise, it remains
disabled.
The USB J-Link-OB port is used as a secondary power source and as a communication link for the
baseboard, and derives power from the PC over the USB cable. This port is limited in most cases to 500
mA. A single PC USB port is sufficient to power the baseboard.
Jumper J7 disables the J-Link-OB-ATSAM3U4C JTAG functionality. When the jumper is installed, it
grounds pin 25 (PA26) of the ATSAM3U4C that is normally pulled high.
•Jumper J7 not installed: J-Link-OB-ATSAM3U4C is enabled and fully functional.
•Jumper J7 installed: J-Link-OB-ATSAM3U4C is disabled and an external JTAG controller can be
used through the 10-pin JTAG port J11.
Jumper JP9 disables only the J-Link functionality. The debug serial com port that is emulated through a
Communication Device class (CDC) of the same USB connector remains operational (if J9 is open).
Figure 3-37. Enabling/Disabling J-Link-OB and J-Link-CDC
Jumper J7 disables the JTAG functionality only. The debug serial com port that is emulated through a
CDC of the same USB connector remains operational.
Jumper J7J-Link-OBJTAG MPU
When J7 is on and the J-Link-OB-ATSAM3U4C JTAG disabled, the JTAG function is available through
connector J11. A quad analog switch (NLAS3899B) is used to select and isolate the JTAG interface.
Table 3-19. J-Link-OB and J-Link-CDC Jumper J7 Settings
OpenActiveInactive
ClosedInactiveActive
User Guide
DS50002667C-page 36
Page 37
Table 3-20. J-Link-OB and J-Link-CDC Jumper J9 Settings
JTAG_TDI
3U_PA26TCK_OUT
TCK_IN
3U_PA26
TMS_OUT
TMS_IN
TDI_OUT
TDI_IN
TDO_IN
JTAG_TCK
JTAG_TDO
JTAG_TMS
150R
R45
NCA
1
A-B IN
2
NOB
3
COMB
4
NCB
5
GND
6
NOC
7
COMC
8
NCC
9
C-D IN
10
NOD
11
COMD
12
NCD
13
VCC
14
NOA
15
COMA
16
EP
17
NLAS3899B
U8
0.1uF
50V
0402
C48
150R
R44
150R
R49
VDD_3V3_3U
PD28
PD29
PD30
PD27
SOM_TDI
SOM_TD0
SOM_TMS
SOM_TCK
TX_3U
RX_3U
3U_PA25
0.1uF
50V
0402
C47
OE
1
A
2
Y
4
GND
3
VCC
5
NL17SZ126-D
U5
0.1uF
50V
0402
C46
OE
1
A
2
Y
4
GND
3
VCC
5
NL17SZ126-D
U6
VDD_3V3_3U
VDD_3V3_3U
PD3
PD2
DBGU_TXD
DBGU_RXD
VDD_3V3_3U
Jumper J9J-Link-CDC
OpenActive
ClosedInactive
Figure 3-38. JTAG Switch
SAMA5D27 SOM1 Kit1
Baseboard Components
3.4.3 Hardware UART via J-Link-CDC
In addition to the J-Link-OB functionality, the ATSAM3U4C microcontroller provides a bridge to a debug
serial port (UART DBGU) of the processor on a SOM board. The port is made accessible over the same
USB connection used by JTAG by implementing Communication Device Class (CDC), which allows
terminal communication with the target device.
This feature is enabled only if microcontroller pin 24 (PIO PA25) is not grounded. The pin is normally
pulled high and controlled by jumper J9.
•Jumper J9 not installed: the J-Link-CDC is enabled and fully functional.
•Jumper J9 installed: the J-Link-CDC device is disabled.
The USB Communications Device Class (CDC) enables conversion of the USB device into a serial
communication device. The target device running USB-Device CDC is recognized by the host as a serial
interface (USB2COM, virtual COM port) without the need to install a special host driver (since the CDC is
standard). All PC software using a COM port work without modifications with this virtual COM port. Under
Windows®, the device shows up as a COM port; under Linux, as a /dev/ACMx device. This enables the
user to use host software which was not designed to be used with USB, such as a terminal program.
This section describes the signals and connectors related to the PIO usage on expansion connectors.
The baseboard includes numerous peripherals. Many of these are connected to the GPIO block so that
the I/O pins can be configured to carry out many alternative functions. This provides great flexibility to
select a function multiplexing scheme for the pins that satisfy the interface need for a particular
application.
Note that most pins are configured as GPIO inputs, with a 100 Kohm pull-up resistor, after reset.
3.5.1 PIOBU Interface
The baseboard features eight tamper pins for static or dynamic intrusion detection, UART reception, and
two analog pins for comparison.
For a description of intrusion detection, refer to the SAMA5D2 datasheet, chapter "Security Module
(SECUMOD)".
The table below describes the pin assignment of PIOBU connector J31.
TWCK_mBUS1
TWD_mBUS1MOSI_mBUS1
MISO_mBUS1
SPCK_mBUS1
NPCS1
1 2
HDR-2.54 Male 1x2
J22
0R
0402
R80
123456
7
8
HDR-2.54 Female 1x8
J25
HDR-2.54 Female 1x8
123456
7
8
J24
VDD_3V3VDD_MAIN_5V
PB1
PB2
PD25
PB0
PB3
PB4
TX_mBUS1
RX_mBUS1
INT_mBUS1
PWM_mBUS1
RST_mBUS1
AN_mBUS1
Shunt 2.54mm 1x2
JP4
Table 3-23. PIOBU Connector J31 Pin Assignment
SignalPin No.Signal
PIOBU212PIOBU3
PIOBU434PIOBU5
PIOBU656RXD
PIOBU778COMPP
COMPN910GND
3.5.2 mikroBUS Interfaces
The SAMA5D27 SOM1 Kit1 hosts two pairs of 8-pin female headers acting as mikroBus interfaces. The
mikroBUS standard defines the main board sockets and add-on boards (a.k.a. "click boards") used for
interfacing microprocessors with integrated modules with proprietary pin configuration and silkscreen
markings. The pinout consists of three groups of communication pins (SPI, UART and TWI), four
additional pins (PWM, interrupt, analog input and reset) and two power groups (+3.3V and GND on the
left, and 5V and GND on the right 1x8 header).
Pmod devices are Digilent’s line of small I/O interface boards that offer an ideal way to extend the
capabilities of programmable logic and embedded control boards. They allow sensitive signal conditioning
circuits and high-power drive circuits to be placed where they are most effective - near sensors and
actuators.
The Pmod interface on the baseboard is a 6-pin connector. The 6-pin version provides four digital I/O
signal pins, one power pin and one ground pin.
Note: The Pmod interface is shared with the ISC interface. Thus, the ISC and Pmod interfaces cannot
be used at the same time.
A set of jumpers, J20 and J23, is used to configure this type of interface. The table below describes the
jumper configuration to select one of the Pmod functions (SPI, TWI or USART).
The PCB silkscreen markings for push buttons PB1 (NRST) and PB2 (WKUP) were inverted. PB1/NRST
is actually located to the left of PB2/WKUP, as shown in the figure below. However, the produced
baseboards have been patched with stickers, which currently convey correct information to the user. This
information is given in case the stickers get removed and/or to clarify the actual baseboards' appearance
versus the design files printouts.
Microchip provides online support via our web site at http://www.microchip.com/. This web site is used as
a means to make files and information easily available to customers. Accessible by using your favorite
Internet browser, the web site contains the following information:
•Product Support – Data sheets and errata, application notes and sample programs, design
resources, user’s guides and hardware support documents, latest software releases and archived
software
•General Technical Support – Frequently Asked Questions (FAQ), technical support requests,
online discussion groups, Microchip consultant program member listing
•Business of Microchip – Product selector and ordering guides, latest Microchip press releases,
listing of seminars and events, listings of Microchip sales offices, distributors and factory
representatives
Customer Change Notification Service
Microchip’s customer notification service helps keep customers current on Microchip products.
Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata
related to a specified product family or development tool of interest.
To register, access the Microchip web site at http://www.microchip.com/. Under “Support”, click on
“Customer Change Notification” and follow the registration instructions.
Customer Support
Users of Microchip products can receive assistance through several channels:
•Distributor or Representative
•Local Sales Office
•Field Application Engineer (FAE)
•Technical Support
Customers should contact their distributor, representative or Field Application Engineer (FAE) for support.
Local sales offices are also available to help customers. A listing of sales offices and locations is included
in the back of this document.
Technical support is available through the web site at: http://www.microchip.com/support
Microchip Devices Code Protection Feature
Note the following details of the code protection feature on Microchip devices:
•Microchip products meet the specification contained in their particular Microchip Data Sheet.
•Microchip believes that its family of products is one of the most secure families of its kind on the
market today, when used in the intended manner and under normal conditions.
•There are dishonest and possibly illegal methods used to breach the code protection feature. All of
these methods, to our knowledge, require using the Microchip products in a manner outside the
operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is
engaged in theft of intellectual property.
•Microchip is willing to work with the customer who is concerned about the integrity of their code.
•Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their
code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the
code protection features of our products. Attempts to break Microchip’s code protection feature may be a
violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software
or other copyrighted work, you may have a right to sue for relief under that Act.
Legal Notice
Information contained in this publication regarding device applications and the like is provided only for
your convenience and may be superseded by updates. It is your responsibility to ensure that your
application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR
WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY
OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS
CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE.
Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life
support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend,
indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting
from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual
property rights unless otherwise stated.
Trademarks
The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings,
BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo,
Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB,
OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA,
SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of
Microchip Technology Incorporated in the U.S.A. and other countries.
ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight
Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip
Technology Incorporated in the U.S.A.
Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom,
chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController,
dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial
Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi,
motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient
Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL
ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total
Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are
trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.
Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.
GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of
Microchip Technology Inc., in other countries.
All other trademarks mentioned herein are property of their respective companies.
2018, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.
ISBN: 978-1-5224-3746-8
AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex,
DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore,
Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile
are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.
Quality Management System Certified by DNV
ISO/TS 16949
Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer
fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California
and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC
DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and
analog products. In addition, Microchip’s quality system for the design and manufacture of development
systems is ISO 9001:2000 certified.