MICROCHIP PIC18F8722 DATA SHEET

PIC18F8722 Family

Data Sheet

64/80-Pin, 1-Mbit,

Enhanced Flash Microcontrollers with

10-bit A/D and nanoWatt Technology

 2004 Microchip Technology Inc. Preliminary DS39646B

Note the following details of the code protection feature on Microchip devices:

• Microchip products meet the specification contained in their particular Microchip Data Sheet.

• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.

• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

• Microchip is willing to work with the customer who is concerned about the integrity of their code.

• Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digit al Millennium Copyright Act. If suc h a c t s allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of M icrochip’s prod ucts as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, K

EELOQ, microID, MPLAB, PIC, PICmicro, PICSTART,

PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programmin g, IC SP, ICEPI C, M PASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartT el and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

Printed on recycled paper.

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company’s quality system processes and procedures are for its PICmicro devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

®

8-bit MCUs, KEELOQ

®

code hopping

DS39646B-page ii Preliminary  2004 Microchip Technology Inc.

PIC18F8722 FAMILY

64/80-Pin, 1-Mbit, Enhanced Flash Microcontrollers with

10-Bit A/D and nanoWatt Technology

Peripheral Highlights:

• Two Master Synchronous Serial Port (MSSP)

modules supporting 2/3/4-wire SPI™ (all 4 modes) and I

2

C™ Master and Slave modes

• Two Capture/Compare/PWM (CCP) modules

• Three Enhanced Capture/Comp are/PWM (ECCP)

modules:

- One, two or four PWM outputs

- Selectable polarity

- Programmable dead time

- Auto-Shutdown and Auto-Restart

• Two Enhanced Addressable USART modules:

- Supports RS-485, RS-232 and LIN 1.2

- Auto-Wake-up on Start bit

- Auto-Baud Detect

• 10-bit, up to 16-channel Analog-to-Digital

Converter module (A/D)

- Auto-acquisition cap ab ili ty

- Conversion available during Sleep

• Dual analog comparators with input multiplexing

• High-current sink/source 25 mA/25 mA

• Four programmable external interrupts

• Four input change interrupts

External Memory Interface (PIC18F8527/8622/8627/8722 only):

• Address c apability of up to 2 Mbytes

• 8-bit or 16-bit interface

• 8, 12, 16 and 20-bit Address modes

Power-Managed Modes:

• Run: CPU on, peripherals on

• Idle: CPU off, peripherals on

• Sleep: CPU off, peripherals off

• Idle mode currents down to 15 µA typical

• Sleep current down to 0.2 µA typical

• Timer1 Oscillator: 1.8 µA, 32 kHz, 2V

• Watchdog Timer: 2.1 µA

Special Microcontroller Features:

• C compiler optimized architecture:

- Optional extended in struction set des igned to optimize re-entrant code

• 100,000 erase/write cycl e Enhanced Flash program memory typical

• 1,000,000 erase/write cycle Data EEPROM memory typical

• Flash/Data EEPROM Retention: 100 years typical

• Self-programmable under software control

• Priority levels for interrupts

• 8 x 8 Single-Cycle Hardware Multiplier

• Extended Watchdog Timer (WDT):

- Programmable period from 4 ms to 131s

• Single-Supply In-Circuit Serial Programming™ (ICSP™) via two pins

• In-Circuit Debug (ICD) via two pins

• Wide operating voltage range: 2.0V to 5.5V

• Fail-Safe Clock Monito r

• Two-Speed Oscillator Start-up

• nanoWatt Technology

Program Memory

Device

PIC18F6527 48K 24576 3936 1024 54 12 2/3 2 Y Y 2 2 2/3 N PIC18F6622 64K 32768 3936 1024 54 12 2/3 2 Y Y 2 2 2/3 N PIC18F6627 96K 49152 3936 1024 54 12 2/3 2 Y Y 2 2 2/3 N PIC18F6722 128K 65536 3936 1024 54 12 2/3 2 Y Y 2 2 2/3 N PIC18F8527 48K 24576 3936 1024 70 16 2/3 2 Y Y 2 2 2/3 Y PIC18F8622 64K 32768 3936 1024 70 16 2/3 2 Y Y 2 2 2/3 Y PIC18F8627 96K 49152 3936 1024 70 16 2/3 2 Y Y 2 2 2/3 Y PIC18F8722 128K 65536 3936 1024 70 16 2/3 2 Y Y 2 2 2/3 Y

 2004 Microchip Technology Inc. Preliminary DS39646B-page 1

Flash

(bytes)

# Single-Word

Instructions

Data Memory

SRAM

EEPROM

(bytes)

I/O

10-bit

A/D (ch)

CCP/

ECCP

(PWM)

MSSP

SPI™

Master

2

C™

I

Timers

EUSART

Comparators

8/16-bit

External Bus

PIC18F8722 FAMILY

Pin Diagrams

64-Pin TQFP

(1)

/P2A

(1)

RE1/WR/P2C

/P2D

RE0/RD

RG0/ECCP3/P3A

RG1/TX2/CK2

RG2/RX2/DT2 RG3/CCP4/P3D RG5/MCLR RG4/CCP5/P1D

RF5/AN10/CV

RF2/AN7/C1OUT

/VPP

VSS VDD

RF7/SS1

RF6/AN11

REF

RF4/AN9 RF3/AN8

RE2/CS/P2B

RE3/P3C

RE4/P3B

RE5/P1C

RE6/P1B

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

17 18 19 20 21 22 23 24 25 26

DD

AVSS

AV

RF0/AN5

RF1/AN6/C2OUT

RA3/AN3/VREF+

RD0/PSP0

VDDVSS

RE7/ECCP2

PIC18F6527 PIC18F6622 PIC18F6627 PIC18F6722

SS

REF-

RA2/AN2/V

V

RA1/AN1

RA0/AN0

RD1/PSP1

RD2/PSP2

RD3/PSP3

RD4/PSP4/SDO2

RD5/PSP5/SDI2/SDA2

54 53 52 5158 57 56 5560 5964 63 62 61

27 28 29 30 32

(1)

VDD

/P2A

(1)

RA4/T0CKI

RA5/AN4/HLVDIN

RC0/T1OSO/T13CKI

RD6/PSP6/SCK2/SCL2

50 49

31

RC6/TX1/CK1

RD7/PSP7/SS2

RC7/RX1/DT1

48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33

RB0/INT0 RB1/INT1 RB2/INT2 RB3/INT3 RB4/KBI0 RB5/KBI1/PGM RB6/KBI2/PGC

SS

V OSC2/CLKO/RA6 OSC1/CLKI/RA7

DD

V RB7/KBI3/PGD RC5/SDO1 RC4/SDI1/SDA1 RC3/SCK1/SCL1 RC2/ECCP1/P1A

RC1/T1OSI/ECCP2

Note 1: The ECCP2/P2A pin placement is determined by the CCP2MX configuration bit.

DS39646B-page 2 Preliminary  2004 Microchip Technology Inc.

Pin Diagrams (Continued)

80-Pin TQFP

PIC18F8722 FAMILY

(1)

/P2A

(1)

(2)

RE3/AD11/P3C

RE4/AD12/P3B

RE5/AD13/P1C

(2)

RE6/AD14/P1B

RE7/AD15/ECCP2

RD0/AD0/PSP0

VDDVSS

RD1/AD1/PSP1

RD2/AD2/PSP2

RD3/AD3/PSP3

RD4/AD4/PSP4/SDO2

RD5/AD5/PSP5/SDI2/SDA2

RD6/AD6/PSP6/SCK2/SCL2

RD7/AD7/PSP7/SS2

RJ0/ALE

RJ1/OE

(2)

RE2/AD10/CS/P2B

RH0/A16

RH1/A17

RH2/A18 RH3/A19

RE1/AD9/WR/P2C

RE0/AD8/RD

RG0/ECCP3/P3A

RG3/CCP4/P3D RG5/MCLR RG4/CCP5/P1D

RF5/AN10/CVREF

RF2/AN7/C1OUT RH7/AN15/P1B

RH6/AN14/P1C

/P2D

RG1/TX2/CK2 RG2/RX2/DT2

/VPP

V VDD

RF7/SS1

RF6/AN11

RF4/AN9 RF3/AN8

68 67 66 6572 71 70 6974 7378 77 76 757980

1 2

3 4 5 6 7 8 9

SS

(2) (2)

10 11 12 13 14 15 16 17 18 19 20

21 22 23 24 25 26 27 28 29 30 31 32

(2)

RF0/AN5

RF1/AN6/C2OUT

RH5/AN13/P3B

RH4/AN12/P3C

DD

AV

AVSS

PIC18F8527 PIC18F8622 PIC18F8627 PIC18F8722

REF-

RA1/AN1

RA0/AN0

RA2/AN2/V

RA3/AN3/VREF+

33 34

SS

V

VDD

RA5/AN4/HLVDIN

35 36

RA4/T0CKI

(1)

/P2A

(1)

64 63 62 61

37

39

38

RC6/TX1/CK1

RC7/RX1/DT1

RC0/T1OSO/T13CKI

40

RJ4/BA0

RJ5/CE

60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41

RJ2/WRL RJ3/WRH RB0/INT0 RB1/INT1 RB2/INT2 RB3/INT3/ECCP2 RB4/KBI0 RB5/KBI1/PGM RB6/KBI2/PGC V

SS

OSC2/CLKO/RA6 OSC1/CLKI/RA7 V

DD

RB7/KBI3/PGD RC5/SDO1 RC4/SDI1/SDA1 RC3/SCK1/SCL1 RC2/ECCP1/P1A RJ7/UB RJ6/LB

(1)

/P2A

(1)

RC1/T1OSI/ECCP2

Note 1: The ECCP2/P2A pin placement is determined by the CCP2MX configuration bit and Processor mode settings.

2: P1B, P1C, P3B and P3C pin placement is determined by the ECCPMX configuration bit.

 2004 Microchip Technology Inc. Preliminary DS39646B-page 3

PIC18F8722 FAMILY

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or c omm ents regarding t his publication, p lease c ontact the M arket ing Co mmunications Department via E-mail at docerrors@.microchip.com or fax the Reader Response Form in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

• Microchip’s Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page) When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are

using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

 2004 Microchip Technology Inc. Preliminary DS39646B-page 5

PIC18F8722 FAMILY

NOTES:

DS39646B-page 6 Preliminary  2004 Microchip Technology Inc.

PIC18F8722 FAMILY

1.0 DEVICE OVERVIEW

This documen t conta i ns dev ic e spec if i c in for m at i on fo r the following devices:

• PIC18F6527 • PIC18LF6527

• PIC18F6622 • PIC18LF6622

• PIC18F6627 • PIC18LF6627

• PIC18F6722 • PIC18LF6722

• PIC18F8527 • PIC18LF8527

• PIC18F8622 • PIC18LF8622

• PIC18F8627 • PIC18LF8627

• PIC18F8722 • PIC18LF8722

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price – with the addition of highendurance, Enhanced Flash program memory . On top of these features, the PIC18F8722 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

1.1 New Core Features

1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18 F8722 fami ly incorp orate a range of features that can significantly reduce power consumption during operation. Key items include:

• Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be significantly redu ce d.

• Multiple Idle Modes: The controller can also run with its CPU core disabled but the peripherals still active. In these st ates, powe r consumpt ion can be reduced even further.

• On-the-fly Mode Switching: The powermanaged modes a re invo ked b y user code durin g operation, allowing the user to incorporate powersaving ideas into their application’s software design.

• Low Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer are minimized. See Section 28.0 “Electrical Characteristics” for values.

1.1.2 EXPANDED MEMORY

The PIC18F8722 family provides ample room for application code and includes members with 48, 64, 96 or 128 Kbytes of code space.

• Data RAM and Data EEPROM: The PIC18F872 2 family also p rov ide s ple nty o f room for application data. The devices have 3936 bytes of data RAM, as well as 1024 bytes of data EEPROM, for long term retention of nonvolatile data.

• Memory Endurance: The Enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles, up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.

1.1.3 MULTIPLE OSCILLATOR OPTIONS

AND FEATURES

All of the devices in the PIC18F8722 family offer ten different osci llator opt ions, all owin g users a w ide range of choices in developing application hardware. These include:

• Four Crystal modes, using crystals or ceramic resonators

• Two External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O)

• Two External RC Oscillator modes with the same pin options as the External Clock modes

• An internal oscillator block which provides an 8 MHz clock and an INTRC source (approximately 31 kHz), as well as a range of 6 user selectable cl ock fre quenc ies, be tween 125 kHz to 4 MHz, for a total of 8 clock frequencies. This option frees the two oscillator pins for use as additional general purpose I/O.

• A Phase Lock Loop (PLL) frequency multiplier, available to both the high-speed crystal and in ternal oscillator m odes, which a llows clo ck speeds o f up to 40 MHz. Used with the internal oscill ator , the PLL gives users a complete selection of clock speeds, from 31 kHz to 32 MHz – all without usin g an external crystal or clock circuit.

 2004 Microchip Technology Inc. Preliminary DS39646B-page 7

PIC18F8722 FAMILY

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

• Fail-Safe Clock M o nito r: Thi s optio n cons ta ntly monitors the m ai n c l oc k so urce against a reference signal provide d by th e internal oscillator. If a clock failure occu rs , t he co nt rol le r i s s witc h ed to th e internal oscillator block, allowing for continued low-speed operation or a safe application shutdown.

• Two-Speed Start-up: This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

1.1.4 EXTERNAL MEMORY INTERFACE

In the unlikely event that 128 Kbytes of program memory is inadequate for an application, the PIC18F8527/8622/8627/8722 members of the family also implement an external memory interface. This allows the controller’s internal program counter to address a memory space of up to 2 Mbytes, permitting a level of data access that few 8-bit devices can claim.

With the addition of new operat ing mod es, the ext erna l memory interface offers many new options, including:

• Operating the microcontrol le r entirely from external memory

• Using combinations of on-chip and external memory, up to the 2-Mbyte limit

• Using external Flash memory for reprogrammable application code or large data tables

• Using external RAM devices for storing large amounts of variable data

1.1.5 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve.

The consistent pinout scheme used throughout the entire family also aids in migrating to the next larger device. Thi s is true when movi ng between the 64-pin members, between the 80-pin members, or even jumping from 64-pin to 80 -pin devices.

1.2 Other Special Features

• Communications: The PIC18F8722 family incorporates a range of serial communication peripherals, including 2 independent Enhanced USARTs and 2 Master SSP modules capable of both SPI and I operation. Also, one of the general purpose I/O ports can be reconfigured as an 8-bit Parallel Slave Port for direct processor-to-processor communications.

• CCP Modules: All devices in the family incorporate two Capture/Compare/PWM (CCP) modules and three Enhanced CCP (ECCP) modules to maximize flexibility in control applications. Up to four different time bases may be used to perform severa l di f fe rent operations at once. Each of the three ECCP modul es offer up to four PWM outputs, allowing for a total of 12 PWMs. The ECCPs also offer many beneficial features, including polarity selection, Programmable Dead-Time, Auto-Shutdown and Restart and Half-Bridge and Full-Bridge Output modes.

• Self-Programmability: These devices can write to their own program memory spaces under internal software control. By using a bootloader routine located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.

• Extended Instruction Set: The PIC18F8722 family introduces an optional extension to the PIC18 instruction set, which adds 8 new instructions and an Indexed Addressing mode. This extension, enabled as a device configuration option, has been specifi cally des igned to opti mize re-entrant applica tion code original ly deve loped in high-level language s, su ch as C.

• 10-bit A/D Converter: This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without w ait ing for a sampling period and thus, reduce code overhead.

• Extended Watchdog Timer (WDT): This enhanced version in corpora tes a 16 -bit pre scale r, allowing an exte nded time-o ut rang e that is s ta ble across operating voltage and temperature. See Section 28.0 “Electrical Characteristics” for time-out periods.

2

C (Master and Slave) modes of

DS39646B-page 8 Preliminary  2004 Microchip Technology Inc.

PIC18F8722 FAMILY

1.3 Details on Individual Family Members

Devices in the PIC18F8722 family are available in 64-pin and 80-pin packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in five ways:

1. Flash program memory (48 Kbytes for

PIC18F6527/8527 devices, 64 Kbytes for PIC18F6622/8622 devices, 96 Kbytes for PIC18F6627/8627 devices and 128 Kbytes for

All other features fo r device s in this family are identi cal. These are summarized in Table 1-2 and Table 1-2.

The pinouts for all devices are listed in Table 1-3 and Table 1-4.

Like all Microchip PIC18 devices, members of the PIC18F8722 family are av ail ab le a s b oth s t a ndard and low-voltage devices. Standard devices with Enhanced Flash memory, designated with an “F” in the part number (such as PIC18F6627), accommodate an operating V

DD range of 4.2V to 5.5V. Low-voltage

parts, designated by “LF” (such as PIC18LF6627), function over an extended VDD range of 2.0V to 5.5V.

PIC18F6722/8722).

2. A/D channels (12 for 64-pin devices, 16 for

80-pin devices).

3. I/O ports (7 bidirectional por ts on 64-pin de vices,

9 bidirectional ports on 80-pin devices).

4. External Memory Bus, configurable for 8 and

16-bit operation, is available on PIC18F8527/ 8622/8627/8722 devices.

T ABLE 1-1: DEVICE FEATURES (PIC18F6527/6622/6627/6722)

Features PIC18F6527 PIC18F6622 PIC18F6627 PIC18F6722

Operating Frequency DC – 40 MHz DC – 40 MHz DC – 40 MHz DC – 40 MHz Program Memory (Bytes) 48K 64K 96K 128K Program Memory (Instructions) 24576 32768 49152 65536 Data Memory (Bytes) 3936 3936 3936 3936 Data EEPROM Memory (Bytes) 1024 1024 1024 1024 Interrupt Sources 28282828 I/O Ports Ports A, B, C, D, E, F, G Ports A, B, C, D, E, F, G Ports A, B, C, D, E, F, G Ports A, B, C, D, E, F, G Timers 5 5 5 5 Capture/Compare/PWM

Modules Enhanced Capture/Compare/

PWM Modules Enhanced USART 2 2 2 2 Serial Communications MSSP,

Parallel Communications (PSP) Y es Y es Ye s Yes 10-bit Analog-to-Digit al Modul e 12 Input Channels 12 Input Channels 12 In put Cha nnel s 12 Input Chann els Resets (and Delays) POR, BOR,

Underflow (PWRT , OST),

MCLR

Programmable High/Low-Voltage Detect

Programmable Brown-out Reset

Instruction Set 75 Instructio ns;

Instruction Set enabled

Packages 64-pin TQFP 64-pin TQFP 64-pin TQFP 64-pin TQFP

2222

3333

MSSP,

Enhanced USART

RESET Instruction,

Stack Full, Stack

(optional), WDT

Yes Yes Yes Yes

83 with Extended

Enhanced USART

POR, BOR,

RESET Instruction,

Stack Full, Stack

Underflow (PWRT, OST),

MCLR (optional), WDT

75 Instructions;

83 with Exten ded

Instruction Set enabled

Underflow (PWRT , OST),

MSSP,

Enhanced USART

POR, BOR,

RESET Instruction,

Stack Full, Stack

MCLR (optional), WDT

75 Instructions;

83 with Extended

Instruction Set enabled

MSSP,

Enhanced USART

POR, BOR,

RESET Instruction,

Stack Full, Stack

Underflow (PWRT, OST),

MCLR (optional), WDT

75 Instructions;

83 with Extended

Instruction Set enabled

 2004 Microchip Technology Inc. Preliminary DS39646B-page 9

PIC18F8722 FAMILY

TABLE 1-2: DEVICE FEATURES (PIC18F8527/8622/8627/8722)

Features PI C18 F8 527 PIC18F8622 PIC18F8627 PIC18F8722

Operating Frequency DC – 40 MHz DC – 40 MHz DC – 40 MHz DC – 40 MHz Program Memory (Bytes) 48K 64K 96K 128K Program Memory (Instructions) 24576 32768 49152 65536 Data Memory (Bytes) 3936 3936 3936 3936 Data EEPROM Memo ry (Byte s) 1024 1024 1024 1024 Interrup t Sou r ce s 29 29 29 29 I/O Ports Ports A, B, C, D, E,

F, G, H, J Timers 5 5 5 5 Capture/Compare/PWM

Modules Enhanced Capture/Comp are/

PWM Modules Enhanced USART 2 2 2 2 Serial Communications MSSP ,

Enhanced USART

Parallel Communications (PSP)

10-bit Analog-to-Digit al Modul e 16 Input Channels 16 Input Chann els 16 Input Channels 16 Input Channels Resets (and Delays) POR, BOR,

Underflow (PWRT , OST),

MCLR

Programmable High/Low-Voltage Detect

Programmable Brown-out Reset

Instruction Set 75 Instructions;

Instruction Set enabled

Packages 80-pin TQFP 80-pin TQFP 80-pin TQFP 80-pin TQFP

2222

3333

Yes Yes Yes Yes

RESET Instruction,

Stack Full, Stack

(optional), WDT

Yes Yes Yes Yes

83 with Extended

Ports A, B, C, D, E,

F, G, H, J

MSSP,

Enhanced USART

POR, BOR,

RESET Instruction,

Stack Full, Stack

Underflow (PWRT, OST),

MCLR (optional), WDT

75 Instructions;

83 with Extended

Instruction Set enabled

Ports A, B, C, D, E,

F, G, H, J

MSSP,

Enhanced USART

POR, BOR,

RESET Instruction,

Stack Full, Stack

Underflow (PWRT , OST),

MCLR (optional), WDT

75 Instructions;

83 with Extended

Instruction Set e nabled

Ports A, B, C, D, E,

F, G, H, J

MSSP,

Enhanced USART

POR, BOR,

RESET Instruction,

Stack Full, Stack

Underflow (PWRT, OST),

MCLR (optional), WDT

75 Instructions;

83 with Extended

Instruction Set enabled

DS39646B-page 10 Preliminary  2004 Microchip Technology Inc.

PIC18F8722 FAMILY

FIGURE 1-1: PIC18F6527/6622/6627/6722 (64-PIN) BLOCK DIAGRAM

T able Pointer<21>

inc/dec logic

21

Address Latch

Program Memory

(48/64/96/128

Kbytes)

Data Latch

Instruction Bus <16>

(3)

OSC1

(3)

OSC2

T1OSI

T1OSO

(2)

MCLR

V

VDD,

SS

20

8

Table Latch

ROM Latch

Instruction

Decode and

Control

Internal

Oscillator

Block

INTRC

Oscillator

8 MHz

Oscillator

Single-Supply Programming

In-Circuit

Debugger

8

PCLATH

PCLATU

PCH PCL

PCU

Program Counter

31 Level Stack

STKPTR

IR

State Machine Control Signals

Power-up

Oscillator

Start-up Timer

Power-on

Watchdog

Brown-out

Fail-Safe

Clock Monitor

Data Bus<8>

8

Timer

Reset

Timer

Reset

Data Memory

Address Latch

Data Address< 12>

4

BSR

inc/dec

Address Decode

3

BITOP

8

Precision

Band Gap

Reference

Data Latch

(3.9Kbytes)

12

FSR0 FSR1 FSR2

logic

8 x 8 Multiply

W

8

ALU<8>

Access

Bank

PRODLPRODH

8

PORTA

(1)

RA0:RA7

PORTB

(1)

RB0:RB7

4

12

PORTC

RC0:RC7

(1)

PORTD

RD0:RD7

(1)

8

PORTE

(1)

RE0:RE7

8

PORTF

RF0:RF7

(1)

PORTG

RG0:RG5

(1)

BOR

HLVD

ECCP1

ADC

10-bit

ECCP2

ECCP3

Timer2Timer1 Timer3Timer0

EUSART1

Timer4

EUSART2

Comparators

MSSP1

MSSP2CCP4 CCP5

Note 1: See Table 1-3 for I/O port pin descriptions.

2: RG5 is only available when M

CLR functionality is disabled.

3: OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as

digital I/O. Refer to Section 2.0 “Oscillator Configurations” for additional information.

 2004 Microchip Technology Inc. Preliminary DS39646B-page 11

PIC18F8722 FAMILY

FIGURE 1-2: PIC18F8527/8622/8627/8722 (80-PI N) BLOC K DIAGRAM

Data Bus<8>

T able Pointer<21>

inc/dec logic

Address Latch

Program Memory

(48/64/96/ 128

Data Latch

System Bus Interface

Instruction Bus <16>

AD15:AD0, A19:A16 (Multiplexed with PORTD, PORTE and PORTH)

(3)

OSC1

(3)

OSC2

T1OSI

T1OSO

(2)

MCLR

V

VDD,

SS

21

20

Kbytes)

State Machine Control Signals

Internal

Oscillator

Block

INTRC

Oscillator

8 MHz

Oscillator

Single-Supply Programming

In-Circuit

Debugger

PCLATH

PCLATU

PCH PCL

PCU

Program Counter

31 Level Stack

STKPTR

8

T able Latch

ROM Latch

IR

Instruction

Decode &

Control

Start-up Timer

Clock Monitor

8

Power-up

Timer

Oscillator

Power-on

Reset

Watchdog

Timer

Brown-out

Reset

Fail-Safe

8

Data Latch

PORTA

RA0:RA7

(1)

Data Memory

(3.9 Kbytes)

Address Lat ch

12

PORTB

RB0:RB7

(1)

Data Address<12>

4124

BSR

FSR0 FSR1 FSR2

inc/dec

logic

Address Decode

Access

Bank

12

PORTC

RC0:RC7

PORTD

RD0:RD7

(1)

PORTE

(1)

RE0:RE7

8

PORTF

RF0:RF7

PORTG

RG0:RG5

PORTH

RH0:RH7

PORTJ

RJ0:RJ7

(1)

3

BITOP

8

Precision

Band Gap

Reference

PRODLPRODH

8 x 8 Multiply

W

8

ALU<8>

8

BOR

HLVD

ECCP1

ADC

10-bit

ECCP2 ECCP3

Timer2Timer1 Timer3Timer0

EUSART1

Timer4

EUSART2

Comparators

MSSP1

MSSP2CCP4 CCP5

Note 1: See Table 1-4 for I/O port pin descriptions.

2: RG5 is only available when MCLR

functionality is disabled.

3: OSC1/CLKI and OS C2/CLKO are only availabl e in sele ct oscillator modes and when these pins are not being used as

digital I/O. Refer to Section 2.0 “Oscillator Configurations” for additional information.

DS39646B-page 12 Preliminary  2004 Microchip Technology Inc.

PIC18F8722 FAMILY

T ABLE 1-3: PIC18F6527/6622/6627/6722 PINOUT I/O DESCRIPTIONS

Pin Name

Pin Number

TQFP

Type

Buffer

Type

Description

RG5/MCLR

RG5 MCLR

VPP

OSC1/CLKI/RA7

OSC1

CLKI

RA7

OSC2/CLKO/RA6

OSC2 CLKO

RA6

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

Note 1: Default assignment for EC CP2 when configuration bit CCP2MX is set.

/VPP

ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P= Power I

2: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared.

39

40

7

I I

P

I

CMOS

I/O

O O

I/O

Master Clear (input) or programming voltage (input). ST ST

ST

TTL

— —

TTL

Digital input. Master Clear (Reset) input. This pin is an active-low Reset to the device. Programming voltage input.

Oscillator crystal or external clock input.

Oscillator crystal input or external clock source input. ST buffer when configured in RC mode, CMOS otherwise. External clock source inpu t. Always asso ciated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.) General purpose I/O pin.

Oscillator crystal or clock output.

Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. General purpose I/O pin.

2

C™ = I2C/SMBus input buffer

 2004 Microchip Technology Inc. Preliminary DS39646B-page 13

PIC18F8722 FAMILY

TABLE 1-3: PIC18F6527/6622/6627/6722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name

Pin Number

TQFP

Type

Buffer

Type

Description

PORTA is a bidirectional I/O port.

RA0/AN0

RA0 AN0

RA1/AN1

RA1 AN1

RA2/AN2/V

RA2 AN2 V

RA3/AN3/V

RA3 AN3 V

RA4/T0CKI

RA4 T0CKI

RA5/AN4/HLVDIN

RA5 AN4

HLVDIN RA6 See the OSC2/CLKO/RA6 pin. RA7 See the OSC1/CLKI/RA7 pin.

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

Note 1: Default assignment for EC CP2 when configuration bit CCP2MX is set.

REF-

REF+

ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P= Power I

2: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared.

24

23

22

21

28

27

I/O

TTL

I

Analog

TTL

I

Analog

TTL

I

Analog

I

Analog

TTL

I

Analog

I

Analog

ST

I

I I

ST

TTL Analog Analog

Digital I/O. Analog input 0.

Digital I/O. Analog input 1.

Digital I/O. Analog input 2. A/D reference voltage (low) input.

Digital I/O. Analog input 3. A/D reference voltage (high) input.

Digital I/O. Timer0 external clock input.

Digital I/O. Analog input 4. High/Low-Voltage Detect input.

2

C™ = I2C/SMBus input buffer

DS39646B-page 14 Preliminary  2004 Microchip Technology Inc.

PIC18F8722 FAMILY

T ABLE 1-3: PIC18F6527/6622/6627/6722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name

RB0/INT0/FLT0

RB0 INT0 FLT0

Pin Number

TQFP

48

Type

I/O

I I

Buffer

Type

TTL

ST ST

Description

PORTB is a bidirectional I/O port. PORTB can be software programmed for intern al weak pull-ups on all inputs.

Digital I/O. External interrupt 0. PWM Fault input for ECCPx.

RB1/INT1

RB1 INT1

RB2/INT2

RB2 INT2

RB3/INT3

RB3 INT3

RB4/KBI0

RB4 KBI0

RB5/KBI1/PGM

RB5 KBI1 PGM

RB6/KBI2/PGC

RB6 KBI2 PGC

RB7/KBI3/PGD

RB7 KBI3 PGD

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P= Power I

Note 1: Default assignment for EC CP2 when configuration bit CCP2MX is set.

2: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared.

47

46

45

44

43

42

37

I/O

I/O I/O

TTL

I

ST

TTL

ST

TTL

ST

TTL TTL

ST

TTL TTL

ST

TTL TTL

ST

Digital I/O. External interrupt 1.

Digital I/O. External interrupt 2.

Digital I/O. External interrupt 3.

Digital I/O. Interrupt-on-change pin.

Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin.

Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.

Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.

2

C™ = I2C/SMBus input buffer

 2004 Microchip Technology Inc. Preliminary DS39646B-page 15

PIC18F8722 FAMILY

TABLE 1-3: PIC18F6527/6622/6627/6722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name

Pin Number

TQFP

Type

Buffer

Type

Description

PORTC is a bidirectional I/O port.

RC0/T1OSO/T13CKI

RC0 T1OSO T13CKI

RC1/T1OSI/ECCP2/P2A

RC1 T1OSI

(1)

ECCP2

(1)

P2A

RC2/ECCP1/P1A

RC2 ECCP1

P1A

RC3/SCK1/SCL1

RC3 SCK1 SCL1

RC4/SDI1/SDA1

RC4 SDI1 SDA1

RC5/SDO1

RC5 SDO1

30

29

33

34

35

36

I/O

O

I/O I/O

O

I/O I/O

O

I/O I/O I/O

I/O I/O

I/O

O

ST

—

I

ST

CMOS

ST

—

ST ST

—

ST ST ST

ST

—

Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.

Digital I/O. Timer1 oscillator input. Enhanced Capture 2 input/Compare 2 output/ PWM 2 output. ECCP2 PWM output A.

Digital I/O. Enhanced Capture 1 input/Compare 1 output/ PWM 1 output. ECCP1 PWM output A.

Digital I/O. Synchronous serial clock input/output for SPI™ mode. Synchron ous serial cl ock input/output for I

Digital I/O. SPI data in.

2

C data I/O.

I

Digital I/O. SPI data out.

2

C™ mode.

RC6/TX1/CK1

RC6 TX1 CK1

RC7/RX1/DT1

RC7 RX1 DT1

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P= Power I

Note 1: Default assignment for EC CP2 when configuration bit CCP2MX is set.

2: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared.

31

32

I/O

O

I/O

I/O I/O

ST

—

ST

I

ST ST

Digital I/O. EUSART1 asynchronous transmit. EUSART1 synchronous clock (see related RX1/DT1).

Digital I/O. EUSART1 asynchronous receive. EUSART1 synchronous data (see related TX1/CK1).

2

C™ = I2C/SMBus input buffer

DS39646B-page 16 Preliminary  2004 Microchip Technology Inc.

PIC18F8722 FAMILY

T ABLE 1-3: PIC18F6527/6622/6627/6722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name

Pin Number

TQFP

Type

Buffer

Type

Description

PORTD is a bidirectional I/O port.

RD0/PSP0

RD0 PSP0

RD1/PSP1

RD1 PSP1

RD2/PSP2

RD2 PSP2

RD3/PSP3

RD3 PSP3

RD4/PSP4/SDO2

RD4 PSP4 SDO2

RD5/PSP5/SDI2/SDA2

RD5 PSP5 SDI2 SDA2

RD6/PSP6/SCK2/SCL2

RD6 PSP6 SCK2 SCL2

58

55

54

53

52

51

50

I/O I/O

O

I/O I/O

I/O

I/O I/O I/O I/O

ST

TTL

ST

TTL

ST

TTL

ST

TTL

ST

TTL

—

ST

TTL

I

ST

2

C/SMB

I

ST

TTL

ST

2

I

C/SMB

Digital I/O. Parallel Slave Port data.

Digital I/O. Parallel Slave Port data. SPI data out.

Digital I/O. Parallel Slave Port data. SPI™ data in. I2C™ data I/O.

Digital I/O. Parallel Slave Port data. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I2C mode.

RD7/PSP7/SS2

RD7 PSP7 SS2

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P= Power I

Note 1: Default assignment for EC CP2 when configuration bit CCP2MX is set.

2: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared.

 2004 Microchip Technology Inc. Preliminary DS39646B-page 17

49

I/O I/O

ST

TTL

I

TTL

Digital I/O. Parallel Slave Port data. SPI slave select input.

2

C™ = I2C/SMBus input buffer

PIC18F8722 FAMILY

TABLE 1-3: PIC18F6527/6622/6627/6722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name

Pin Number

TQFP

Type

Buffer

Type

Description

PORTE is a bidirectional I/O port.

RE0/RD

RE0 RD P2D

RE1/WR

RE1 WR P2C

RE2/CS

RE2 CS P2B

RE3/P3C

RE3 P3C

RE4/P3B

RE4 P3B

RE5/P1C

RE5 P1C

RE6/P1B

RE6 P1B

/P2D

/P2C

/P2B

64

63

62

61

60

2

I/O

I

O

1

I/O

I

O

I/O

I

O

I/O

O

I/O

O

I/O

O

I/O

O

ST

TTL

—

ST

TTL

—

ST

TTL

—

ST

—

ST

—

ST

—

ST

—

Digital I/O. Read control for Parallel Slave Port. ECCP2 PWM output D.

Digital I/O. Write control for Parallel Slave Port. ECCP2 PWM output C.

Digital I/O. Chip select control for Parallel Slave Port. ECCP2 PWM output B.

Digital I/O. ECCP3 PWM output C.

Digital I/O. ECCP3 PWM output B.

Digital I/O. ECCP1 PWM output C.

Digital I/O. ECCP1 PWM output B.

RE7/ECCP2/P2A

RE7

(2)

ECCP2

(2)

P2A

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P= Power I

Note 1: Default assignment for EC CP2 when configuration bit CCP2MX is set.

2: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared.

59

I/O I/O

O

ST ST

—

Digital I/O. Enhanced Capture 2 input/Compare 2 output/ PWM 2 output. ECCP2 PWM output A.

2

C™ = I2C/SMBus input buffer

DS39646B-page 18 Preliminary  2004 Microchip Technology Inc.

PIC18F8722 FAMILY

T ABLE 1-3: PIC18F6527/6622/6627/6722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name

Pin Number

TQFP

Type

Buffer

Type

Description

PORTF is a bidirectional I/O port.

RF0/AN5

RF0 AN5

RF1/AN6/C2OUT

RF1 AN6 C2OUT

RF2/AN7/C1OUT

RF2 AN7 C1OUT

RF3/AN8

RF3 AN8

RF4/AN9

RF4 AN9

RF5/AN10/CV

RF5 AN10 CVREF

RF6/AN11

RF6 AN11

REF

18

17

16

15

14

13

12

I/O

O

I/O

O

I/O

O

I/O

ST

I

Analog

ST

I

Analog

—

ST

I

Analog

—

ST

I

Analog

ST

I

Analog

ST

I

Analog Analog

ST

I

Analog

Digital I/O. Analog input 5.

Digital I/O. Analog input 6. Comparator 2 output.

Digital I/O. Analog input 7. Comparator 1 output.

Digital I/O. Analog input 8.

Digital I/O. Analog input 9.

Digital I/O. Analog input 10. Comparator reference voltage output.

Digital I/O. Analog input 11.

RF7/SS

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

Note 1: Default assignment for EC CP2 when configuration bit CCP2MX is set.

1

RF7

1

SS

ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P= Power I

2: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared.

11

I/O

ST

I

TTL

Digital I/O. SPI™ slave select input.

2

C™ = I2C/SMBus input buffer

 2004 Microchip Technology Inc. Preliminary DS39646B-page 19

PIC18F8722 FAMILY

TABLE 1-3: PIC18F6527/6622/6627/6722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name

Pin Number

TQFP

Type

Buffer

Type

Description

PORTG is a bidirectional I/O port.

RG0/ECCP3/P3A

RG0 ECCP3

P3A

RG1/TX2/CK2

RG1 TX2 CK2

RG2/RX2/DT2

RG2 RX2 DT2

RG3/CCP4/P3D

RG3 CCP4 P3D

RG4/CCP5/P1D

RG4 CCP5 P1D

RG5 See RG5/MCLR

SS 9, 25, 41, 56 P — Ground reference for logic and I/O pins.

V VDD 10, 26, 38, 57 P — Positive supply for logic and I/O pins. AVSS 20 P — Ground reference for analog modules.

DD 19 P — Positive supply for analog modules.

AV Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P= Power I

Note 1: Default assignment for EC CP2 when configuration bit CCP2MX is set.

2: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared.

3

I/O I/O

O

4

I/O

O

I/O

5

I/O

I

I/O

6

I/O I/O

O

8

I/O I/O

O

ST ST

—

ST

—

ST

ST ST ST

ST ST

—

ST ST

—

Digital I/O. Enhanced Capture 3 input/Compare 3 output/ PWM 3 output. ECCP3 PWM output A.

Digital I/O. EUSART2 asynchronous transmit. EUSART2 synchronous clock (see related RX2/DT2).

Digital I/O. EUSART2 asynchronous receive. EUSART2 synchronous data (see related TX2/CK2).

Digital I/O. Capture 4 input/Compare 4 output/PWM 4 output. ECCP3 PWM output D.

Digital I/O. Capture 5 input/Compare 5 output/PWM 5 output. ECCP1 PWM output D.

/VPP pin.

2

C™ = I2C/SMBus input buffer

DS39646B-page 20 Preliminary  2004 Microchip Technology Inc.

PIC18F8722 FAMILY

T ABLE 1-4: PIC18F8527/8622/8627/8722 PINOUT I/O DESCRIPTIONS

Pin Name

Pin Number

TQFP

Type

Buffer

Type

Description

RG5/MCLR

RG5 MCLR

VPP

OSC1/CLKI/RA7

OSC1

CLKI

RA7

OSC2/CLKO/RA6

OSC2 CLKO

RA6

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

Note 1: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared (all operating modes except

/VPP

ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P= Power I

Microcontroller mode).

2: Default assignment for ECCP2 in all operating modes (CCP2MX is set). 3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only). 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set). 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

9

49

50

P

I/O

O O

I/O

Master Clear (input) or programming voltage (input). I I

I

ST ST

ST

CMOS

TTL

— —

TTL

Digital input. Master Clear (Reset) input. This pin is an active-low Reset to the device. Programming voltage input.

Oscillator crystal or external clock input.

Oscillator crystal input or external clock source input. ST buffer when configured in RC mode, CMOS otherwise. External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.) General purpose I/O pin.

Oscillator cryst al or clock output.

Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. General purpose I/O pin.

2

C™/SMB = I2C/SMBus input buffer

 2004 Microchip Technology Inc. Preliminary DS39646B-page 21

PIC18F8722 FAMILY

TABLE 1-4: PIC18F8527/8622/8627/8722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name

Pin Number

TQFP

Type

Buffer

Type

Description

PORTA is a bidirectional I/O port.

RA0/AN0

RA0 AN0

RA1/AN1

RA1 AN1

RA2/AN2/V

RA2 AN2 V

RA3/AN3/V

RA3 AN3 V

RA4/T0CKI

RA4 T0CKI

RA5/AN4/HLVDIN

RA5 AN4

HLVDIN RA6 See the OSC2/CLKO/RA6 pin. RA7 See the OSC1/CLKI/RA7 pin.

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

Note 1: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared (all operating modes except

REF-

REF+

ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P= Power I

Microcontroller mode).

2: Default assignment for ECCP2 in all operating modes (CCP2MX is set). 3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only). 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set). 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

30

29

28

27

34

33

I/O

I/OIST/ODSTDigital I/O. Open-drain when configured as output.

I/O

TTL

I

Analog

TTL

I

Analog

TTL

I

Analog

I

Analog

TTL

I

Analog

I

Analog

TTL

I

Analog

I

Analog

Digital I/O. Analog input 0.

Digital I/O. Analog input 1.

Digital I/O. Analog input 2. A/D reference voltage (low) input.

Digital I/O. Analog input 3. A/D reference voltage (high) input.

Timer0 external clock input.

Digital I/O. Analog input 4. High/Low-Voltage Detect input.

2

C™/SMB = I2C/SMBus input buffer

DS39646B-page 22 Preliminary  2004 Microchip Technology Inc.

PIC18F8722 FAMILY

T ABLE 1-4: PIC18F8527/8622/8627/8722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name

RB0/INT0/FLT0

RB0 INT0 FLT0

Pin Number

TQFP

58

Type

I/O

I I

Buffer

Type

TTL

ST ST

Description

PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.

Digital I/O. External interrupt 0. PWM Fault input for ECCPx.

RB1/INT1

RB1 INT1

RB2/INT2

RB2 INT2

RB3/INT3/ECCP2/P2A

RB3 INT3

(1)

ECCP2

(1)

P2A

RB4/KBI0

RB4 KBI0

RB5/KBI1/PGM

RB5 KBI1 PGM

RB6/KBI2/PGC

RB6 KBI2 PGC

RB7/KBI3/PGD

RB7 KBI3 PGD

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P= Power I

Note 1: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared (all operating modes except

Microcontroller mode).

2: Default assignment for ECCP2 in all operating modes (CCP2MX is set). 3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only). 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set). 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

57

56

55

54

53

52

47

I/O

O O

I/O

I/O I/O

TTL

I

ST

TTL

ST

TTL

ST

— —

TTL TTL

ST

TTL TTL

ST

TTL TTL

ST

Digital I/O. External interrupt 1.

Digital I/O. External interrupt 2.

Digital I/O. External interrupt 3. Enhanced Capture 2 input/Compare 2 output/ PWM 2 output. ECCP2 PWM output A.

Digital I/O. Interrupt-on-change pin.

Digital I/O. Interrupt-on-change pin. Low-V o lt ag e ICSP™ Prog ram ming ena ble pin.

Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming clock pin.

Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.

2

C™/SMB = I2C/SMBus input buffer

 2004 Microchip Technology Inc. Preliminary DS39646B-page 23

PIC18F8722 FAMILY

TABLE 1-4: PIC18F8527/8622/8627/8722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name

Pin Number

TQFP

Type

Buffer

Type

Description

PORTC is a bidirectional I/O port.

RC0/T1OSO/T13CKI

RC0

T1OSO

T13CKI RC1/T1OSI/ECCP2/P2A

RC1

T1OSI

(2)

ECCP2

(2)

P2A RC2/ECCP1/P1A

RC2

ECCP1

P1A RC3/SCK1/SCL1

RC3

SCK1

SCL1 RC4/SDI1/SDA1

RC4

SDI1

SDA1 RC5/SDO1

RC5

SDO1 RC6/TX1/CK1

RC6

TX1

CK1

36

35

43

44

45

46

37

I/O

O

I/O I/O

O

I/O I/O

O

I/O I/O I/O

I/O I/O

I/O

O

I/O

O

I/O

ST

—

I

ST

CMOS

ST

—

ST ST

—

ST ST ST

ST

—

ST

—

ST

Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.

Digital I/O. Timer1 oscillator input. Enhanced Capture 2 input/Compare 2 output/ PWM 2 output. ECCP2 PWM output A.

Digital I/O. Enhanced Capture 1 input/Compare 1 output/ PWM 1 output. ECCP1 PWM output A.

Digital I/O. Synchronous serial clock input/output for SPI™ mode. Synchronous serial clock input/output for I

Digital I/O. SPI data in.

2

C data I/O.

I

Digital I/O. SPI data out.

Digital I/O. EUSART1 asynchronous transmit. EUSART1 synchronous clock (see related RX1/DT1).

2

C™ mode.

RC7/RX1/DT1

RC7

RX1

DT1 Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P= Power I2C™/SMB = I2C/SMBus input buffer

Note 1: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared (all operating modes except

Microcontroller mode).

2: Default assignment for ECCP2 in all operating modes (CCP2MX is set). 3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only). 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set). 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

DS39646B-page 24 Preliminary  2004 Microchip Technology Inc.

38

I/O I/O

ST

I

ST ST

Digital I/O. EUSART1 asynchronous receive. EUSART1 synchronous data (see related TX1/CK1).

PIC18F8722 FAMILY

T ABLE 1-4: PIC18F8527/8622/8627/8722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name

Pin Number

TQFP

Type

Buffer

Type

Description

PORTD is a bidirectional I/O port.

RD0/AD0/PSP0

RD0 AD0 PSP0

RD1/AD1/PSP1

RD1 AD1 PSP1

RD2/AD2/PSP2

RD2 AD2 PSP2

RD3/AD3/PSP3

RD3 AD3 PSP3

RD4/AD4/PSP4/SDO2

RD4 AD4 PSP4 SDO2

RD5/AD5/PSP5/ SDI2/SDA2

RD5 AD5 PSP5 SDI2 SDA2

RD6/AD6/PSP6/ SCK2/SCL2

RD6 AD6 PSP6 SCK2 SCL2

72

69

68

67

66

65

64

I/O I/O I/O

O

I/O I/O I/O

I/O

I/O I/O I/O I/O I/O

ST TTL TTL

—

ST TTL TTL

I

ST

2

C/SMB

I

ST TTL TTL

ST

2

C/SMB

I

Digital I/O. External memory address/data 0. Parallel Slave Port data.

Digital I/O. External memory address/data 1. Parallel Slave Port data.

Digital I/O. External memory address/data 2. Parallel Slave Port data.

Digital I/O. External memory address/data 3. Parallel Slave Port data.

Digital I/O. External memory address/data 4. Parallel Slave Port data. SPI™ data out.

Digital I/O. External memory address/data 5. Parallel Slave Port data. SPI data in.

2

C™ data I/O.

I

Digital I/O. External memory address/data 6. Parallel Slave Port data. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I2C mode.

RD7/AD7/PSP7/SS2

RD7 AD7 PSP7 SS2

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P= Power I

Note 1: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared (all operating modes except

Microcontroller mode).

2: Default assignment for ECCP2 in all operating modes (CCP2MX is set). 3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only). 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set). 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

 2004 Microchip Technology Inc. Preliminary DS39646B-page 25

63

I/O I/O I/O

ST TTL TTL

I

TTL

Digital I/O. External memory address/data 7. Parallel Slave Port data. SPI slave select input.

2

C™/SMB = I2C/SMBus input buffer

PIC18F8722 FAMILY

TABLE 1-4: PIC18F8527/8622/8627/8722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name

Pin Number

TQFP

Type

Buffer

Type

Description

PORTE is a bidirectional I/O port.

RE0/AD8/RD

RE0 AD8 RD P2D

RE1/AD9/WR

RE1 AD9 WR P2C

RE2/AD10/CS

RE2 AD10 CS P2B

RE3/AD11/P3C

RE3 AD11 P3C

RE4/AD12/P3B

RE4 AD12 P3B

RE5/AD13/P1C

RE5 AD13 P1C

/P2D

(4)

/P2C

/P2B

78

77

76

75

4

I/O I/O

I

O

3

I/O I/O

I

O

I/O I/O

I

O

I/O I/O

O

I/O I/O

O

I/O I/O

O

ST TTL TTL

—

ST TTL TTL

—

ST TTL TTL

—

ST TTL

—

ST TTL

—

ST TTL

—

Digital I/O. External memory address/data 8. Read control for Parallel Slave Port. ECCP2 PWM output D.

Digital I/O. External memory address/data 9. Write control for Parallel Slave Port. ECCP2 PWM output C.

Digital I/O. External memory address/data 10. Chip select control for Parallel Slave Port. ECCP2 PWM output B.

Digital I/O. External memory address/data 11. ECCP3 PWM output C.

Digital I/O. External memory address/data 12. ECCP3 PWM output B.

Digital I/O. External memory address/data 13. ECCP1 PWM output C.

RE6/AD14/P1B

RE6 AD14

(4)

P1B

RE7/AD15/ECCP2/P2A

RE7 AD15

(3)

ECCP2

(3)

P2A

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P= Power I

Note 1: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared (all operating modes except

Microcontroller mode).

2: Default assignment for ECCP2 in all operating modes (CCP2MX is set). 3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only). 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set). 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

DS39646B-page 26 Preliminary  2004 Microchip Technology Inc.

74

73

I/O I/O

O

I/O I/O I/O

O

ST TTL

—

ST TTL

ST

—

Digital I/O. External memory address/data 14. ECCP1 PWM output B.

Digital I/O. External memory address/data 15. Enhanced Capture 2 input/Compare 2 output/ PWM 2 output. ECCP2 PWM output A.

2

C™/SMB = I2C/SMBus input buffer

PIC18F8722 FAMILY

T ABLE 1-4: PIC18F8527/8622/8627/8722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name

Pin Number

TQFP

Type

Buffer

Type

Description

PORTF is a bidirectional I/O port.

RF0/AN5

RF0 AN5

RF1/AN6/C2OUT

RF1 AN6 C2OUT

RF2/AN7/C1OUT

RF2 AN7 C1OUT

RF3/AN8

RF3 AN8

RF4/AN9

RF4 AN9

RF5/AN10/CV

RF5 AN10 CVREF

RF6/AN11

RF6 AN11

REF

24

23

18

17

16

15

14

I/O

ISTAnalog

I/O

I

O

I/O

I

O

I/O

ISTAnalog

I/O

ISTAnalog

I/O

I

O

I/O

ISTAnalog

ST

Analog

—

ST

Analog

—

ST Analog Analog

Digital I/O. Analog input 5.

Digital I/O. Analog input 6. Comparator 2 output.

Digital I/O. Analog input 7. Comparator 1 output.

Digital I/O. Analog input 8.

Digital I/O. Analog input 9.

Digital I/O. Analog input 10. Comparator reference voltage output.

Digital I/O. Analog input 11.

RF7/SS

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

Note 1: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared (all operating modes except

1

RF7

1

SS

ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P= Power I

Microcontroller mode).

2: Default assignment for ECCP2 in all operating modes (CCP2MX is set). 3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only). 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set). 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

13

I/O

ST

I

TTL

Digital I/O. SPI™ slave select input.

2

C™/SMB = I2C/SMBus input buffer

 2004 Microchip Technology Inc. Preliminary DS39646B-page 27

PIC18F8722 FAMILY

TABLE 1-4: PIC18F8527/8622/8627/8722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name

Pin Number

TQFP

Type

Buffer

Type

Description

PORTG is a bidirectional I/O port.

RG0/ECCP3/P3A

RG0 ECCP3

P3A

RG1/TX2/CK2

RG1 TX2 CK2

RG2/RX2/DT2

RG2 RX2 DT2

RG3/CCP4/P3D

RG3 CCP4 P3D

RG4/CCP5/P1D

RG4 CCP5 P1D

RG5 See RG5/ MC LR Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output P= Power I

Note 1: Alternate assignment for ECCP2 when configuration bit CCP2MX is cleared (all operating modes except

Microcontroller mode).

2: Default assignment for ECCP2 in all operating modes (CCP2MX is set). 3: Alternate assignment for ECCP2 when CCP2MX is cleared (Microcontroller mode only). 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set). 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

10

5

I/O I/O

O

6

I/O

O

I/O

7

I/O

I

I/O

8

I/O I/O

O

I/O I/O

O

ST ST

—

ST

—

ST

ST ST ST

ST ST

—

ST ST

—

Digital I/O. Enhanced Capture 3 input/Compare 3 output/ PWM 3 output. ECCP3 PWM output A.

Digital I/O. EUSART2 asynchronous transmit. EUSART2 synchronous clock (see related RX2/DT2).

Digital I/O. EUSART2 asynchronous receive. EUSART2 synchronous data (see related TX2/CK2).

Digital I/O. Capture 4 input/Compare 4 output/PWM 4 output. ECCP3 PWM output D.

Digital I/O. Capture 5 input/Compare 5 output/PWM 5 output. ECCP1 PWM output D.

/VPP pin.

2

C™/SMB = I2C/SMBus input buffer

DS39646B-page 28 Preliminary  2004 Microchip Technology Inc.

MICROCHIP PIC18F8722 DATA SHEET

Peripheral Highlights:

External Memory Interface (PIC18F8527/8622/8627/8722 only):

Power-Managed Modes:

Special Microcontroller Features:

Pin Diagrams

Table of Contents

1.0 DEVICE OVERVIEW

1.1 New Core Features

1.1.1 nanoWatt TECHNOLOGY

1.1.2 EXPANDED MEMORY

1.1.4 EXTERNAL MEMORY INTERFACE

1.1.5 EASY MIGRATION

1.2 Other Special Features

1.3 Details on Individual Family Members

T ABLE 1-1: DEVICE FEATURES (PIC18F6527/6622/6627/6722)

TABLE 1-2: DEVICE FEATURES (PIC18F8527/8622/8627/8722)

FIGURE 1-1: PIC18F6527/6622/6627/6722 (64-PIN) BLOCK DIAGRAM

FIGURE 1-2: PIC18F8527/8622/8627/8722 (80-PI N) BLOC K DIAGRAM