Note 1: Exposed pad of the DFN package is electrically isolated.
MCP14E3
MCP14E4
ENB_B
OUT A
OUT B
V
DD
MCP14E5
ENB_B
OUT A
OUT B
V
DD
ENB_B
OUT A
OUT B
V
DD
MCP14E3
MCP14E4
ENB_B
OUT A
OUT B
V
DD
MCP14E5
ENB_B
OUT A
OUT B
V
DD
PDIP/SOIC
8-Pin
6x5 DFN
(1)
1
2
3
4
5
6
7
8
4.0A Dual High-Speed Power MOSFET Drivers With Enable
Features
• High Peak Output Current: 4.0A (typical)
• Independent Enable Function for Each Driver
Output
• Low Shoot-Through/Cross-Conduction Current in
Output Stage
• Wide Input Supply Voltage Operating Range:
- 4.5V to 18V
• High Capacitive Load Drive Capability:
- 2200 pF in 15 ns (typical)
- 5600 pF in 26 ns (typical)
• Short Delay Times: 50 ns (typical)
• Latch-Up Protected: Will Withstand 1.5A Reverse
Current
• Logic Input Will Withstand Negative Swing Up To
5V
• Space-Saving Packages:
- 8-Lead 6x5 DFN, PDIP, SOIC
Applications
• Switch Mode Power Supplies
• Pulse Transformer Drive
• Line Drivers
• Motor and Solenoid Drive
General Description
The MCP14E3/MCP14E4/MCP14E5 devices are a
family of 4.0A buffers/MOSFET drivers. Dual-inverting,
dual-noninvertering, and complementary outputs are
standard logic options offered.
The MCP14E3/MCP14E4/MCP14E5 drivers are
capable of operating from a 4.5V to 18V single power
supply and can easily charge and discharge 2200 pF
gate capacitance in under 15 ns (typical). They provide
low impedance in both the ON and OFF states to
ensure the MOSFET’s intended state will not be
affected, even by large transients. The MCP14E3/
MCP14E4/MCP14E5 inputs may be driven directly
from either TTL or CMOS (2.4V to 18V).
Additional control of the MCP14E3/MCP14E4/
MCP14E5 outputs is allowed by the use of separate
enable functions. The ENB_A and ENB_B pins are
active high and are internally pulled up to V
maybe left floating for standard operation.
The MCP14E3/MCP14E4/MCP14E5 dual-output 4.0A
driver family is offered in both surface-mount and pinthrough-hole packages with a -40°C to +125°C
temperature rating. The low thermal resistance of the
thermally enhanced DFN package allows for greater
power dissipation capability for driving heavier
capacitive or resistive loads.
These devices are highly latch-up resistant under any
conditions within their power and voltage ratings. They
are not subject to damage when up to 5V of noise
spiking (of either polarity) occurs on the ground pin.
They can accept, without damage or logic upset, up to
1.5A of reverse current being forced back into their
outputs. All terminals are fully protect against
Electrostatic Discharge (ESD) up to 4 kV.
)................................................50 mA
IN>VDD
+ 0.3V) to (GND – 5V)
DD
+ 0.3V) to (GND - 5V)
DD
= 50°C)
A
† Notice: Stresses above those listed under "Maximum
Ratings" may cause permanent damage to the device. This is
a stress rating only and functional operation of the device at
those or any other conditions above those indicated in the
operational sections of this specification is not intended.
Exposure to maximum rating conditions for extended periods
may affect device reliability.
DC CHARACTERISTICS (NOTE 2)
Electrical Specifications: Unless otherwise indicated, TA = +25°C, with 4.5V ≤ VDD ≤ 18V.
ParametersSymMinTypMaxUnitsConditions
Input
Logic ‘1’, High Input VoltageV
Logic ‘0’, Low Input VoltageV
Input CurrentI
Input VoltageV
IH
IL
IN
IN
Output
High Output VoltageV
Low Output VoltageV
Output Resistance, HighR
Output Resistance, LowR
Peak Output CurrentI
Latch-Up Protection With-
I
REV
OH
OL
OH
OL
PK
stand Reverse Current
Switching Time (Note 1)
Rise Timet
Fall Timet
Propagation Delay Timet
Propagation Delay Timet
R
F
D1
D2
Enable Function (ENB_A, ENB_B)
High-Level Input VoltageV
Low-Level Input VoltageV
HysteresisV
Enable Leakage CurrentI
Propagation Delay Timet
Propagation Delay Timet
EN_H
EN_L
HYST
ENBL
D3
D4
Note 1: Switching times ensured by design.
2: Tested during characterization, not production tested.
3: Package power dissipation is dependent on the copper pad area on the PCB.
Note:The graphs and tables provided following this note are a statistical summary based on a limited number of
samples and are provided for informational purposes only. The performance characteristics listed herein are
not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified
operating range (e.g., outside specified power supply range) and therefore outside the warranted range.
Note: Unless otherwise indicated, TA = +25C with 4.5V ≤ VDD ≤ 18V.
loss seen by both drivers in a package
during one complete cycle.
For a single driver, divide the stated
value by 2.
For a signal transition of a single driver,
divide the state value by 4.
Typical Performance Curves (Continued)
Note: Unless otherwise indicated, TA = +25C with 4.5V ≤ VDD ≤ 18V.
The descriptions of the pins are listed in Table 3-1.
TABLE 3-1:PIN FUNCTION TABLE
8-Pin
PDIP, SOIC
11ENB_AOutput A Enable
22IN AInput A
33GNDGround
44IN BInput B
55OUT BOutput B
66V
77OUT AOutput A
88ENB_BOutput B Enable
—PADNCExposed Metal Pad
Note:Duplicate pins must be connected for proper operation.
8-Pin
6x5 DFN
SymbolDescription
DD
Supply Input
3.1Control Inputs A and B
The MOSFET driver inputs are a high-impedance TTL/
CMOS compatible input. The inputs also have hysteresis between the high and low input levels, allowing
them to be driven from slow rising and falling signals
and to provide noise immunity.
3.2Outputs A and B
Outputs A and B are CMOS push-pull outputs that are
capable of sourcing and sinking 4.0A of peak current
= 18V). The low output impedance ensures the
(V
DD
gate of the MOSFET will stay in the intended state even
during large transients. These outputs also have a
reverse latch-up rating of 1.5A.
3.3Supply Input (VDD)
VDD is the bias supply input for the MOSFET driver and
has a voltage range of 4.5V to 18V. This input must be
decoupled to ground with a local ceramic capacitor.
This bypass capacitor provides a localized low-impedance path for the peak currents that are to be provided
to the load.
3.4Ground (GND)
3.5Enable A (ENB_A)
The ENB_A pin is the enable control for Output A. This
enable pin is internally pulled up to VDD for active high
operation and can be left floating for standard
operation. When the ENB_A pin is pulled below the
enable pin Low Level Input Voltage (V
will be in the off state regardless of the input pin state.
EN_L
), Output A
3.6Enable B (ENB_B)
The ENB_B pin is the enable control for Output B. This
enable pin is internally pulled up to VDD for active high
operation and can be left floating for standard
operation. When the ENB_B pin is pulled below the
enable pin Low-Level Input Voltage (V
will be in the off state regardless of the input pin state.
EN_L
), Output B
3.7DFN Exposed Pad
The exposed metal pad of the DFN package is not
internally connected to any potential. Therefore, this
pad can be connected to a ground plane or other
copper plane on a printed circuit board to aid in heat
removal from the package.
Ground is the device return pin. The ground pin(s)
should have a low impedance connection to the bias
supply source return. High peak currents will flow out
the ground pin(s) when the capacitive load is being
discharged.
MOSFET drivers are high-speed, high current devices
which are intended to source/sink high peak currents to
charge/discharge the gate capacitance of external
MOSFETs or IGBTs. In high frequency switching power
supplies, the PWM controller may not have the drive
capability to directly drive the power MOSFET. A MOSFET driver like the MCP14E3/MCP14E4/MCP14E5
family can be used to provide additional source/sink
current capability.
An additional degree of control has been added to the
MCP14E3/MCP14E4/MCP14E5 family. There are
separate enable functions for each driver that allow for
the immediate termination of the output pulse
regardless of the state of the input signal.
4.2MOSFET Driver Timing
The ability of a MOSFET driver to transition from a fully
off state to a fully on state are characterized by the
drivers rise time (t
delays (tD1 and tD2). The MCP14E3/MCP14E4/
MCP14E5 family of drivers can typically charge and
discharge a 2200 pF load capacitance in 15 ns along
with a typical matched propagation delay of 50 ns.
Figure 4-1 and Figure 4-2 show the test circuit and
timing waveform used to verify the MCP14E3/
MCP14E4/MCP14E5 timing.
The ENB_A and ENB_B enable pins allow for independent control of OUT A and OUT B respectively. They
are active high and are internally pulled up to V
DD
so
that the default state is to enable the driver. These pins
can be left floating for normal operation.
When an enable pin voltage is above the enable pin
high threshold voltage, V
(2.4V typical), that driver
EN_H
output is enabled and allowed to react to changes in
the INPUT pin voltage state. Likewise, when the enable
pin voltage falls below the enable pin low threshold
voltage, V
(2.0V typical), that driver output is dis-
EN_L
abled and does not respond the changes in the INPUT
pin voltage state. When the driver is disabled, the output goes to a low state. Refer to Table 4-1 for enable
pin logic. The threshold voltages of the enable function
are compatible with logic levels. Hysteresis is provided
to help increase the noise immunity of the enable
function, avoiding false triggers of the enable signal
during driver switching. For robust designs, it is
recommended that the slew rate of the enable pin
signal be greater than 1 V/ns.
There are propagation delays associated with the
driver receiving an enable signal and the output
reacting. These propagation delays, t
and tD4, are
D3
graphically represented in Figure 4-3.
MCP14E3/MCP14E4/MCP14E5
5V
0V
ENB_x
V
DD
0V
OUT x
V
EN_H
V
EN_L
90%
10%
t
D3
t
D4
P
T
PLPQP
CC
++=
Where:
P
T
=Total power dissipation
P
L
=Load power dissipation
P
Q
=Quiescent power dissipation
P
CC
=Operating power dissipation
P
L
fC
T
×V
DD
2
×=
Where:
f=Switching frequency
C
T
=Total load capacitance
V
DD
=MOSFET driver supply voltage
TABLE 4-1:ENABLE PIN LOGIC
MCP14E3MCP14E4MCP14E5
ENB_AENB_BIN AIN BOUT AOUT BOUT AOUT BOUT AOUT B
HHHHL L HHLH
HHHL L HHL L L
HHLHH L LHHH
HHL L HHL L H L
LLXXLLLLLL
Placing a ground plane beneath the MCP14E3/
MCP14E4/MCP14E5 will help as a radiated noise
shield as well as providing some heat sinking for power
dissipated within the device.
4.6Power Dissipation
The total internal power dissipation in a MOSFET driver
is the summation of three separate power dissipation
elements.
EQUATION 4-1:
FIGURE 4-3:Enable Timing Waveform.
4.4Decoupling Capacitors
Careful layout and decoupling capacitors are highly
recommended when using MOSFET drivers. Large
currents are required to charge and discharge
capacitive loads quickly. For example, 2.5A are needed
to charge a 2200 pF load with 18V in 16 ns.
To operate the MOSFET driver over a wide frequency
range with low supply impedance, a ceramic and low
ESR film capacitor are recommended to be placed in
parallel between the driver V
ESR film capacitor and a 0.1 µF ceramic capacitor
should be used. These capacitors should be placed
close to the driver to minimized circuit board parasitics
and provide a local source for the required current.
4.5PCB Layout Considerations
Proper PCB layout is important in a high current, fast
switching circuit to provide proper device operation and
robustness of design. PCB trace loop area and
inductance should be minimized by the use of ground
planes or trace under MOSFET gate drive signals,
separate analog and power grounds, and local driver
decoupling.
The power dissipation caused by a capacitive load is a
direct function of frequency, total capacitive load, and
supply voltage. The power lost in the MOSFET driver
for a complete charging and discharging cycle of a
MOSFET is:
EQUATION 4-2:
and GND. A 1.0 µF low
DD
MCP14E3/MCP14E4/MCP14E5
P
Q
I
QH
DIQL1D–()×+×()VDD×=
Where:
I
QH
=Quiescent current in the high
state
D=Duty cycle
I
QL
=Quiescent current in the low
state
V
DD
=MOSFET driver supply voltage
P
CC
CCf×VDD×=
Where:
CC=Cross-conduction constant
(A*sec)
f=Switching frequency
V
DD
=MOSFET driver supply voltage
4.6.2QUIESCENT POWER DISSIPATION
The power dissipation associated with the quiescent
current draw of the MCP14E3/MCP14E4/MCP14E5
depends upon the state of the input and enable pins.
Refer to the DC Characteristic table for the quiescent
current draw for specific combinations of input and
enable pin states. The quiescent power dissipation is:
EQUATION 4-3:
4.6.3OPERATING POWER DISSIPATION
The operating power dissipation occurs each time the
MOSFET driver output transitions because for a very
short period of time both MOSFETs in the output stage
are on simultaneously. This cross-conduction current
leads to a power dissipation describes as:
YYear code (last digit of calendar year)
YYYear code (last 2 digits of calendar year)
WWWeek code (week of January 1 is week ‘01’)
NNNAlphanumeric traceability code
Pb-free JEDEC designator for Matte Tin (Sn)
*This package is Pb-free. The Pb-free JEDEC designator ()
can be found on the outer packaging for this package.
Note:In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.
8-Lead Plastic Dual Flat, No Lead Package (MF) – 6x5 mm Body [DFN-S]
PUNCH SINGULATED
Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package may have one or more exposed tie bars at ends.
3. Dimensioning and tolerancing per ASME Y14.5M.
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Ref erence Dimension, usually without tolerance, for information purposes only.
Note:For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
UnitsM ILLIMETERS
Dimension LimitsMINNOMMAX
Number of PinsN8
Pitche1.27 BSC
Overall HeightA–0.851.00
Molded Package ThicknessA2–0.650.80
Standoff A10.000.010.05
Base ThicknessA30.20 REF
Overall LengthD4.92 BSC
Molded Package LengthD14.67 BSC
Exposed Pad LengthD23.854.004.15
Overall WidthE5.99 BSC
Molded Package WidthE15.74 BSC
Exposed Pad WidthE22.162.312.46
Contact Widthb0.350.400.47
Contact LengthL0.500.600.75
Contact-to-Exposed PadK0.20––
Model Draft Angle Topφ––12°
8-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]
Notes:
1. Pin 1 visual index feature may vary, but must be located with the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
4. Dimens ioning and tolerancing per ASME Y14.5M.
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Note:For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
UnitsINCHES
Dimension LimitsMINNOMMAX
Number of PinsN8
Pitche.100 BSC
Top to Seating PlaneA––.210
Molded Package ThicknessA2.115.130.195
Base to Seating PlaneA1.015––
Shoulder to Shoulder WidthE.290.310.325
Molded Package WidthE1.240.250.280
Overall LengthD.348.365.400
Tip to Seating PlaneL.115.130.150
Lead Thicknessc.008.010.015
Upper Lead Widthb1.040.060.070
Lower Lead Widthb.014.018.022
Overall Row Spacing §eB––.430
Note the following details of the code protection feature on Microchip devices:
•Microchip products meet the specification contained in their particular Microchip Data Sheet.
•Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
•There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
•Microchip is willing to work with the customer who is concerned about the integrity of their code.
•Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
Information contained in this publication regarding device
applications and the like is provided only for your convenience
and may be superseded by updates. It is your responsibility to
ensure that your application meets with your specifications.
MICROCHIP MAKES NO REPRESENTATIONS OR
WARRANTIES OF ANY KIND WHETHER EXPRESS OR
IMPLIED, WRITTEN OR ORAL, STATUTORY OR
OTHERWISE, RELATED TO THE INFORMATION,
INCLUDING BUT NOT LIMITED TO ITS CONDITION,
QUALITY, PERFORMANCE, MERCHANTABILITY OR
FITNESS FOR PURPOSE. Microchip disclaims all liability
arising from this information and its use. Use of Microchip
devices in life support and/or safety applications is entirely at
the buyer’s risk, and the buyer agrees to defend, indemnify and
hold harmless Microchip from any and all damages, claims,
suits, or expenses resulting from such use. No licenses are
conveyed, implicitly or otherwise, under any Microchip
intellectual property rights.
Trademarks
The Microchip name and logo, the Microchip logo, Accuron,
dsPIC, K
EELOQ, KEELOQ logo, microID, MPLAB, PIC,
PICmicro, PICSTART, PRO MATE, rfPIC and SmartShunt are
registered trademarks of Microchip Technology Incorporated
in the U.S.A. and other countries.
AmpLab, FilterLab, Linear Active Thermistor, Migratable
Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The
Embedded Control Solutions Company are registered
trademarks of Microchip Technology Incorporated in the
U.S.A.
Analog-for-the-Digital Age, Application Maestro, CodeGuard,
dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN,
ECONOMONITOR, FanSense, FlexROM, fuzzyLAB,
In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi,
MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit,
PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal,
PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select
Mode, Smart Serial, SmartTel, Total Endurance, UNI/O,
WiperLock and ZENA are trademarks of Microchip
Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated
in the U.S.A.
All other trademarks mentioned herein are property of their
respective companies.
Microchip received ISO/TS-16949:2002 certification for its worldwide
headquarters, design and wafer fabrication facilities in Chandler and
Tempe, Arizona; Gresham, Oregon and design centers in California
and India. The Company’s quality system processes and procedures
are for its PIC
devices, Serial EEPROMs, microperipherals, nonvolatile memory and
analog products. In addition, Microchip’s quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.