Microchip ATSAMA5D27-WLSOM1-EK1 User Manual

ATSAMA5D27-WLSOM1-EK1
UART Debug Interfaces
Wi-Fi/BT Antenna
mikroBUS™ Click Interfaces
System & User Buttons
LCD & Camera Interfaces
10/100 Ethernet
SD-CARD Interface
USB Host
USB Device
WKUP Button
Backup Battery
JTAG Interface
SAMA5D27C-LD2G (SiP)
PTC Interface
Wi-Fi®/BT® Module
PTC Interface
Disable Boot
ATSAMA5D27-WLSOM1-EK1 User's Guide

Scope

This user's guide provides detailed information on the overall design of the ATSAMA5D27-WLSOM1-EK1 and describes how to use the kit.
The kit is the evaluation platform for the SAMA5D27 System-In-Package (SiP) and SAMA5D27 Wireless System-On­Module (WLSOM1), and comprises:
• a baseboard
• an ATSAMA5D27C-LD2G-CU soldered on the SOM
• a USB cable
For the kit overview, see the figure below.
Figure 1. ATSAMA5D27-WLSOM1-EK1 Kit Overview
© 2019 Microchip Technology Inc.
User Guide
DS50002931A-page 1
ATSAMA5D27-WLSOM1-EK1

Table of Contents

Scope............................................................................................................................................................. 1
1. Introduction............................................................................................................................................. 3
1.1. Document Layout......................................................................................................................... 3
1.2. Reference Documents..................................................................................................................3
2. Product Overview....................................................................................................................................4
2.1. Kit Contents..................................................................................................................................4
2.2. Features....................................................................................................................................... 4
2.3. Kit Specification............................................................................................................................5
2.4. Power Source...............................................................................................................................5
3. Baseboard Components......................................................................................................................... 6
3.1. Baseboard Overview.................................................................................................................... 6
3.2. Default Jumper Settings............................................................................................................... 7
3.3. Baseboard Connectors.................................................................................................................8
3.4. Function Blocks............................................................................................................................ 9
3.5. External Interfaces..................................................................................................................... 21
3.6. Debugging Capabilities.............................................................................................................. 28
3.7. PIO Usage on Expansion Connectors........................................................................................34
3.8. Extra Features............................................................................................................................41
4. Installation and Operation..................................................................................................................... 44
4.1. System and Configuration Requirements...................................................................................44
4.2. How to Mount the Wireless Antenna on the Kit..........................................................................44
4.3. Baseboard Setup........................................................................................................................46
5. Appendix: Schematics and Layouts...................................................................................................... 47
6. Ordering Information ............................................................................................................................ 56
7. Revision History.................................................................................................................................... 57
7.1. Rev. A - 10/2019.........................................................................................................................57
The Microchip Web Site............................................................................................................................... 58
Customer Change Notification Service........................................................................................................ 58
Customer Support........................................................................................................................................ 58
Product Identification System.......................................................................................................................59
Microchip Devices Code Protection Feature................................................................................................ 59
Legal Notice................................................................................................................................................. 59
Trademarks.................................................................................................................................................. 59
Quality Management System Certified by DNV........................................................................................... 60
Worldwide Sales and Service.......................................................................................................................61
© 2019 Microchip Technology Inc.
User Guide
DS50002931A-page 2

1. Introduction

1.1 Document Layout

The document is organized as follows:
• Introduction
• Product Overview – Important information about the kit
• Board Components – Specifications of the kit and high-level description of the major components and interfaces
• Installation and Operation – Instructions on how to get started with the kit
• Appendix: Schematics and Layouts – Kit schematics and layout diagrams

1.2 Reference Documents

The following Microchip reference data sheets are available on https://www.microchip.com/ and recommended as supplemental reference resources.
Table 1-1. Reference Data Sheets
Document Title Available Document Ref.
ATSAMA5D27-WLSOM1-EK1
Introduction
SAMA5D2 Series
ATSAMA5D27-WLSOM1
ATWILC3000-MR110UA
SAMA5D2 System-In-Package (SiP) with LPDDR2
https://www.microchip.com/wwwproducts/en/ ATSAMA5D27
https://www.microchip.com/wwwproducts/en/ ATSAMA5D27-WLSOM1
https://www.microchip.com/wwwproducts/en/ ATWILC3000
https://www.microchip.com/wwwproducts/en/ ATSAMA5D27C-LD2G
DS60001476
DS60001590
DS70005327
DS60001484
© 2019 Microchip Technology Inc.
User Guide
DS50002931A-page 3

2. Product Overview

2.1 Kit Contents

The kit includes the following:
• One baseboard with soldered ATSAMA5D27-WLSOM1
• One USB cable
• Wireless antenna set

2.2 Features

The kit comprises a baseboard with a soldered ATSAMA5D27-WLSOM1 module. The module features a SAMA5D27-LD2G-CU SiP embedding a 2-Gbit LPDDR2 SDRAM. The ATSAMA5D27-WLSOM1 module offers a reliable and cost-effective embedded platform for building end products, as well as a small form factor, complemented by many connectivity interfaces. The ATSAMA5D27-WLSOM1 module is a fully-featured industrially­certified single board computer designed for integration into customer applications.
The ATSAMA5D27-WLSOM1 module is a purpose-built small footprint hardware platform equipped with a wide array of high-speed connectivity engineered to support various applications such as IoT endpoints, wearables, appliances or industrial equipment.
The ATSAMA5D27-WLSOM1 module integrates a 2-Gbit LPDDR2 SDRAM, a Secure Element device, a Power Management IC, a Wi-Fi®/Bluetooth® module, a QSPI memory and a 10/100 Mbps Ethernet Phy.
94 GPIO pins are provided by the ATSAMA5D27-WLSOM1 module for general use in the system. All GPIO pins are independent and can be configured as inputs or outputs, with or without pull-up/pull-down resistors.
The baseboard features a wide range of peripherals, as well as a user interface and expansion options, including two mikroBUS™ click interface headers to support over 700 MikroElektronika Click boards™.
Table 2-1. Baseboard Features
ATSAMA5D27-WLSOM1-EK1
Product Overview
Characteristics Specifications Components
USB Com Port One USB Device
One USB Host
One USB HSIC
Ethernet One Ethernet interface RJ45 connector
Video One LCD RGB 18-bit interface
One ISC 12-bit camera interface
Storage One standard SD card interface With 3.3V/1.8V power switch
Debug Port One JTAG interface
One UART Interface
One WILC UART Interface
Board Monitor One RGB (Red, Green, Blue) LED
Four push button switches
Micro-AB type USB connector
Type A connector
2 U.FL connectors (Not populated)
50-pin FPC connector
2x15 male connector (Not populated)
2x10 male connector
2x6 male connector
2x6 male connector (Not populated)
nSTART_SOM, Reset, Wakeup, User-free
© 2019 Microchip Technology Inc.
User Guide
DS50002931A-page 4
ATSAMA5D27-WLSOM1-EK1
...........continued
Characteristics Specifications Components
Product Overview
Expansion One tamper connector
Board Supply From USB A 5 VDC
Power Saving 5.5V SuperCap
Refer to www.microchip.com for:
• Sample code and technical support
• Linux® software and demos

2.3 Kit Specification

Table 2-2. Kit Specification
Characteristics Specifications
Board supply voltage USB-powered
Temperature Operating: 0°C to +70°C
Relative humidity 0 to 90% (non-condensing)
Baseboard dimensions 120 × 120 × 20 mm
Two mikroBUS interfaces
Two Xpro PTC Connectors
10-pin male connector
2x8-pin female connector
Two 2x10 male connectors
Storage: –40°C to +85°C
RoHS status Compliant
Board marking SAMA5D27-WLSOM1-EK1

2.4 Power Source

The kit can only be supplied by USB Port Device (J10) interface.
Table 2-3. Electrical Characteristics
Electrical Parameter Value
Maximum Input Voltage 5.5V
Typical Input Voltage 5.0V
Maximum Input Current 2A
I/O Voltage (on-board signals) 3.3V
© 2019 Microchip Technology Inc.
User Guide
DS50002931A-page 5

3. Baseboard Components

This section covers the specifications of the ATSAMA5D27-WLSOM1-EK1 and provides a high-level description of the baseboard's major components and interfaces. This document is not intended to provide a detailed documentation about the processor or about any other component used on the baseboard. It is expected that the user will refer to the appropriate documents of these devices to access detailed information.

3.1 Baseboard Overview

The fully-featured ATSAMA5D27-WLSOM1-EK1 integrates multiple peripherals and interface connectors, as shown in the figure below.
Figure 3-1. ATSAMA5D27-WLSOM1-EK1 Baseboard Overview
ATSAMA5D27-WLSOM1-EK1
Baseboard Components
The following picture illustrates the kit block diagram.
© 2019 Microchip Technology Inc.
User Guide
DS50002931A-page 6
Figure 3-2. ATSAMA5D27-WLSOM1-EK1 Block Diagram
MAIN
5.0V &
SuperCap
JTAG & DBGU Interfaces
Disable Boot
DEBUG
2 * USB
ATSAMA5D27-WLSOM1
2 * mikroBUS
ISC
2 * X P R O
TAMPER
User Buttons
RBG LEDS
SYSTEM
UART
WILC
DEBUG
E T H
L C D
S D C A R D
ATSAMA5D27-WLSOM1-EK1
Baseboard Components

3.2 Default Jumper Settings

The figure below shows the default jumper settings. Jumpers in red are configuration items and current measurement points. The following table describes the functionality of the jumpers.
© 2019 Microchip Technology Inc.
User Guide
DS50002931A-page 7
Figure 3-3. Default Jumper Settings
ATSAMA5D27-WLSOM1-EK1
Baseboard Components
Table 3-1. Default Jumper Settings
Jumper Default Function
J2 Closed VDD_3V3 WLSOM1 Current Measurement
J8 Open Disable QSPI Boot Memory
J16 Closed VDD_MAIN WLSOM1 Current Measurement
J17 Closed VDDBU WLSOM1 Current Measurement

3.3 Baseboard Connectors

The following table describes the interface connectors on the ATSAMA5D27-WLSOM1-EK1.
Table 3-2. Baseboard Interface Connectors
Connector Interfaces to
J1 SHDN Signal Supervising (Not populated)
J2 VDD_3V3 WLSOM1 Current Measurement
J3 RXD Signal Input (Not populated)
J4 CLK_AUDIO Signal Supervising (Not populated)
© 2019 Microchip Technology Inc.
User Guide
DS50002931A-page 8
...........continued
Connector Interfaces to
J5 VTH Signal Supervising (Not populated)
J6 Ethernet RJ45 connector
J8 Disable QSPI Boot Memory (closed=disabled)
J9 Standard SDMMC0 connector
J10 USB-A MicroAB connector
J11 USB-B type A connector
J12 HSIC Strobe Line U.FL connector (Not populated)
J13 HSIC Data Line U.FL connector (Not populated)
J14 VLDO2 Voltage Measurement (Not populated)
J15 VDD_1V8 Voltage Measurement (Not populated)
J16 VDD_MAIN WLSOM1 Current Measurement
J17 VDDBU WLSOM1 Current Measurement
J18 ISC connector (Not populated)
ATSAMA5D27-WLSOM1-EK1
Baseboard Components
J19 mikroBUS1 connectors
J20 mikroBUS2 connectors
J21 Expansion TFT LCD connector for display module
J22 Tamper and analog comparator connector
J23 Expansion XPRO 1 connector for PTC features
J24 Expansion XPRO 2 connector for PTC features
J25 JTAG Debug Connector
J26 UART FTDI Debug Connector
J27 WILC FTDI Debug Connector (Not populated)

3.4 Function Blocks

3.4.1 Wireless SOM (ATSAMAD27-WLSOM1)

The ATSAMA5D27-WLSOM1 main features are listed below.
Refer to the ATSAMA5D27-WLSOM1 data sheet for more information.
3.4.1.1 Features
• System-In-Package (ATSAMA5D27C-LD2G-CU) Including: – Arm® Cortex®-A5 processor-based SAMA5D27 MPU – 2 Gbit LPDDR2 SDRAM
• On-Board Power Management Unit (MCP16502AC-E/S8B)
• 64 Mb Serial Quad I/O Flash Memory (SST26VF064BEUIT-104I/MF) with Embedded EUI-48™ and EUI-64
MAC Addresses
• IEEE® 802.11 b/g/n Wi-Fi plus Bluetooth (Wi-Fi/BT) Module (ATWILC3000-MR110UA)
• 10Base-T/100Base-TX Ethernet PHY (KSZ8081RNAIA)
• ATECC608A Secure Element
© 2019 Microchip Technology Inc.
User Guide
DS50002931A-page 9
• MEMS Oscillators for Clock Generation
VDD_MAIN
JP3
12
HDR-2.54 Male 1x2
J16
10uF 10V 0603
C12
GND
10000pF 50V 0402
C10
GND
VBUS_USBA
120R
BLM18PG121SN1D
FB4
100uF 10V 1210
C24
22uF 10V 1206
C25
0.1uF 10V 0402
C26
GND
• 40.8 x 40.8 mm Module, Pitch 0.8mm, Solderable Manually for Prototyping
• 94 I/Os
• Up to 7 Tamper Pins
• One USB Device, one USB Host and one HSIC Interface
• Shutdown and Reset Control Pins
• Operational Specifications: – Main operating voltage: 3.0V to 5.5V ± 5% – Temperature range: 0°C to +70°C – Integrated oscillators, internal voltage regulators – Multiple interfaces and I/Os for easy application development

3.4.2 Power Supply Topology

3.4.2.1 Input Power
The ATSAMA5D27-WLSOM1-EK1 power source can come through a USB connector (J10) connected to a PC. This USB power source is sufficient to supply the board in most applications.
Important:  In case of an external device connected through the USB-B port, it is recommended to use the 5V power supply input with an AC/DC wall adapter for the entire system rather than a PC or a USB hub, which are limited to 500 mA typical.
ATSAMA5D27-WLSOM1-EK1
Baseboard Components
Jumper J16 is used to perform VDD_MAIN current measurements on the baseboard.
The following figure is a schematic of the power source.
Figure 3-4. VDD_MAIN Input Powering
3.4.2.2 Power Supply Requirements and Restrictions
Detailed information on the device power supplies is provided in tables “SAMA5D2 Power Supplies” and “Power Supply Connections” in the SAMA5D2 Series datasheet.
3.4.2.3 Power-up and Power-down Considerations
Power-up and power-down considerations are described in section “Power Considerations” of the SAMA5D2 Series datasheet.
Note:  The power-up and power-down sequences provided in the SAMA5D2 Series datasheet must be respected for reliable operation of the device. These are respected by the on-board MCP16502.
3.4.2.3.1 LPDDR2 Power-Off Sequence
The LPDDR2 power-off sequence must be controlled by software to preserve the LPDDR2 device.
In this sequence, the CKE signal should be low during the full period the power rails are powering down.
The power failure can be controlled by the embedded Voltage Supervisor (MIC842) and handled at system level (IRQ on PD31). The LPDDR2 power-off sequence is applied using the bit LPDDR2_LPDDR3_PWOFF in the MPDDRC Low-Power register (MPDDRC_LPR).
© 2019 Microchip Technology Inc.
User Guide
DS50002931A-page 10
For more information, refer to the following documents:
JP4
RB160M-60TR
D6
1
2
3
BAT54C
D7
100R 04025%
R92
0.1uF 10V 0402
C15
VDD_MAIN
VIN
1
SHDN
3
GND
2
NC
4
VOUT
5
MCP1711/1.8V
U6
0.1uF 10V 0402
C18
VDDBU
0.22F
5.5V
C13
12
HDR-2.54 Male 1x2
J17
VDD_3V3
1uF 10V 0402
C17
1uF 10V 0402
C14
VDDFUSE
VIN
1
GND
2
EN
3
NC
4
VOUT
5
MIC5366-2.5YC5-TR
U4
• SAMA5D2 Series Data sheet available on https://www.microchip.com/, sections LPDDR2 Power Fail
Management and MPDDRC Low-Power Register
• Jedec Standard Low Power Double Data Rate 2 (LPDDR2), JESD209-2B
Note:  An uncontrolled power-off sequence can be applied only up to 400 times in the life of an LPDDR2 device.
3.4.2.4 Backup Power Supply
The ATSAMA5D27-WLSOM1-EK1 features a power source in order to permanently power the backup area of the SAMA5D2 device (refer to the SAMA5D2 Series datasheet). A super capacitor (C13) sustains such permanent power to VDDBU when all system power sources are off.
Figure 3-5. VDDBU Powering Options
ATSAMA5D27-WLSOM1-EK1
Baseboard Components
3.4.2.5 VDDFUSE Regulator
The ATSAMA5D27-WLSOM-EK1 board embeds an LDO that delivers 2.5V to VDDFUSE for Fuse box programming and for Secure Mode switching.
Figure 3-6. VDDFUSE Powering Options

3.4.3 Push Button Switches

The ATSAMA5D27-WLSOM1-EK1 features four push buttons:
• SW1– Wake-up push button connected to the SAMA5D27 WKUP pin, used to exit the processor from Backup
mode.
• SW2 – Reset push button. When pressed and released, the baseboard is reset.
• SW3 – Power-on/off button
• SW4 – User momentary push button connected to PIO PB2
© 2019 Microchip Technology Inc.
User Guide
DS50002931A-page 11
Figure 3-7. System and User Push Buttons
1 4
2 3
TACT SPST
SW1
WKUP
1 4
2 3
TACT SPST
SW2
1 4
2 3
TACT SPST
SW3
nSTART_SOM
USER_BUTTON_PB 02
GND
1 4
2 3
TACT SPST
SW4
100R 04025%
R70
100R 04025%
R71
100R 04025%
R72
100R 04025%
R73
10k 0402
R74
NRST
100k 0402
R156
VDDBU
VDDBU
OE
1
A
2
Y
4
GND
3
VCC
5
NL17SZ125-D
U2
JP2
1 2
J8
10k
0402
1%
R77
VDD_3V3
0.1uF
10V 0402
C3
10k
0402
R82
DNP
QSPI_CS_PB6
NCS_QSPI
Jumper on = Disable
ATSAMA5D27-WLSOM1-EK1
Baseboard Components

3.4.4 Disable Boot

One jumper (J8) controls the selection (CS#) of the bootable memory components (QSPI) using a noninverting 3­state buffer.
Figure 3-8. QSPI CS Disable Boot

3.4.5 Secure Digital Multimedia Card (SDMMC) Interface

3.4.5.1 Secure Digital Multimedia Card (SDMMC) Controller
The rule of operation is:
• SW2 (RESET) pressed and J8 open = booting from QSPI on WLSOM1
• SW2 (RESET) pressed and J8 closed = booting from external QSPI. The QSPI on WLSOM1 is disabled.
Refer to the SAMA5D2 Series data sheet for more information on standard boot strategies and sequencing.
The SD (Secure Digital) Card is a non-volatile memory card format used as a mass storage memory in mobile devices.
The ATSAMA5D27-WLSOM1-EK1 features two Secure Digital Multimedia Card (SDMMC) interfaces that support the MultiMedia Card (e.MMC) Specification V4.41, the SD Memory Card Specification V3.0, and the SDIO V3.0 specification. It is compliant with the SD Host Controller Standard V3.0 Specification.
© 2019 Microchip Technology Inc.
User Guide
DS50002931A-page 12
• The SDMMC0 interface is connected to a standard SD card interface.
GND
i
SDMMC
Matched Net Lengths [Tolerance = 0.25mm]
68k
0402
5%
R81
4.7uF 10V 0402
C5
DAT3
1
CMD
2
VSS1
3
VDD
4
CLK
5
VSS2
6
DAT0
7
DAT1
8
DAT2
9
CD
10
WP
11
SHIELD
12
SD
J9
GND
VDD_3V3
10k
0402
1%
R84
10k
0402
1%
R83
10k
0402
1%
R76
68k
0402
5%
R80
68k
0402
5%
R79
68k
0402
5%
R78
VDDSDHC
SDMMC0_WP_PA12
SDMMC0_DAT2_PA04
SDMMC0_CMD_PA01
SDMMC0_DAT3_PA05
SDMMC0_CLK_PA00
SDMMC0_DAT0_PA02 SDMMC0_DAT1_PA03
SDMMC0_CD_PA13
10000pF 50V 0402
C23
22R 0402 1%
R75
22R 0402 1%
R94
22R 0402 1%
R96
22R 0402 1%
R157
22R 0402 1%
R158
22R 0402 1%
R159
0.1uF 10V 0402
C4
50± 10% single-ended trace impedance
10k
0402
1%
R93
0.1uF 10V 0402
C16
VDD_3V3
GNDGND
GND
VDD_3V3 VDDSDHCVDD_1V8
SDMMC0_VDDSEL_PA11 IN
1
VDD
2
GND
3
S1
4
D
5
S2
6
ADG849
U5
1uF 10V 0402
C28
IN=0: S1 Closed IN=1: S2 Closed
• The SDMMC1 interface is connected to a WILC3000.
3.4.5.2 SDMMC0 Card Connector (J9)
The board provides a standard MMC/SD card connector, connected to SDMMC0. The SDMMC0 communication is based on an 8-pin interface (clock, command, write protect, power switch and data (4)). A card detection switch is included.
The figure below illustrates the SDMMC0 interface implementation.
Figure 3-9. SDMMC0 Schematic
ATSAMA5D27-WLSOM1-EK1
Baseboard Components
Figure 3-10. VDDSDHC Power Switch Schematic
© 2019 Microchip Technology Inc.
DS50002931A-page 13
User Guide
Figure 3-11. Standard SD Socket J9 Location
ATSAMA5D27-WLSOM1-EK1
Baseboard Components
The table below describes the pin assignment of SD-CARD connector J9.
Table 3-3. SD-CARD Connector Pin Assignment
Pin No Mnemonic PIO Signal Description
1 DAT3 PA5 Data Line
2 CMD PA1 Command/Response Line
3 VSS1 GROUND
4 VDDSDHC Power Line (3.3V/1.8V)
5 CLK PA0 Clock Line
6 VSS2 GROUND
7 DAT0 PA2 Data Line
8 DAT1 PA3 Data Line
9 DAT2 PA4 Data Line
10 CD PA13 Card Detect
© 2019 Microchip Technology Inc.
User Guide
DS50002931A-page 14
...........continued
470R 04025%
R67
EARTH_ETH
GND_ETH
VDD_3V3
EARTH_ETH
EARTH_ETH
ETH_TX_P ETH_TX_N ETH_RX_P ETH_RX_N
i
ETHERNET
ETH_LED0
GND
GND_ETH
0R 0402
R69
0.1uF 10V 0402
C2
0.1uF 10V 0402
C1
120R
BLM18PG121SN1D
FB5
DIFF100 DIFF100 DIFF100
DIFF100
TD+
TD-
RD-
RD+
TCT
RCT
1nF
75R75R
75R
75R
TX+
TX-
RX+
RX-
Green
Yellow
1
2
3
4
5
6
7
8
Right
Lift
3
1
2
5
6
4
10
9
8
SHD
11 12
JD2-0010NL
J6
C
ON RJ-45 JD2-0010NL
100±5Ω differential trace impedance Routing top or bottom
Pin No Mnemonic PIO Signal Description
11 WP PA12 Write Protect
12 SHIELD GROUND

3.4.6 Communication Interfaces

This section describes the signals and connectors related to the ETH and USB communication interfaces.
3.4.6.1 Ethernet 10/100 (GMAC) Port
The on-board ATSAMA5D27-WLSOM1 module integrates a 10/100 Mbps Ethernet Phy (KSZ8081RNA) allowing direct connection to any 10/100 Mbps Ethernet-based Local Area Network, for full interaction with local servers and wide area networks such as the Internet.
ETH signals from the WLSOM1 are connected to a RJ45 MagJack. Additionally, for monitoring and control purposes, a LED functionality is carried on the RJ45 connector to indicate link status.
Figure 3-12. Ethernet 10/100 Interface Schematic
ATSAMA5D27-WLSOM1-EK1
Baseboard Components
© 2019 Microchip Technology Inc.
User Guide
DS50002931A-page 15
Figure 3-13. Ethernet 10/100 Connector J6 Location
ATSAMA5D27-WLSOM1-EK1
Baseboard Components
The table below describes the pin assignment of Ethernet connector J6.
Table 3-4. Ethernet RJ45 Connector Pin Assignment
Pin No Mnemonic Signal Description
1 TD+ Transmit positive differential pair
2 TCT Transmit differential pair decoupling capacitor
3 TD- Transmit negative differential pair
4 RD+ Receive positive differential pair
5 RCT Receive differential pair decoupling capacitor
6 RD- Receive negative differential pair
8 EARTH GROUND
9 YA Yellow LED anode. Connected to ETH_LED0
10 YK Yellow LED cathode. Connected to VDD_3V3 through 470R resistor.
11 GA Green LED anode (Not connected)
© 2019 Microchip Technology Inc.
User Guide
DS50002931A-page 16
...........continued
USBA_N
USBA_P
GNDEARTH_USB_A
ID
4
VBUS
1
GND
5
D-
2
D+
3
0
0475890001
CON USB2.0 MICRO-AB FEMALE SMD R/A
J10
20pF 50V 0402
C6
VBUS_USBA
GND
200k 0402 1%
R86
100k 0402
R85
GND
0.1uF 10V 0402
C7
GND
USB_DETECT_PA16
USBA
120R
BLM18PG121SN1D
FB1
DIFF90 DIFF90
90±10% differential trace impedance Routing top or bottom
Pin No Mnemonic Signal Description
12 GK Green LED cathode (Not connected)
SHD EARTH GROUND
3.4.6.2 USB Interfaces
The USB (Universal Serial Bus) is a hot-pluggable general-purpose high-speed I/O standard for computer peripherals. The standard defines connector types, cabling, and communication protocols for interconnecting a wide variety of electronic devices. The USB 2.0 Specification defines data transfer rates as high as 480 Mbps (also known as High-Speed USB). A USB host bus connector uses four pins: a power supply pin (5V), a differential pair (D+ and D- pins) and a ground pin.
The ATSAMA5D27-WLSOM1-EK1 features three USB communication ports named USB-A to USB-C:
• USB-A device interface – One USB device standard Micro-AB connector – Offers a VBUS detection function through the R81-R83 resistor ladder – Used as a secondary power source and as a communication link for the ATSAMA5D27-WLSOM1-EK1, and
derives power from the PC over the USB cable. In most cases, this port is limited to 500 mA.
• USB-B (host port B high- and full-speed interface) – One USB host type C connector – Equipped with a 500 mA high-side power switch
• USB-C (High-Speed Inter-Chip/HSIC port) – One USB high-speed host port with an HSIC interface – Connected to 2 U.FL connectors
ATSAMA5D27-WLSOM1-EK1
Baseboard Components
3.4.6.3 USB-A Interface
The figure below shows the USB implementation on the USB-A port terminated on a Micro-AB type USB connector.
Figure 3-14. USB-A Device Interface Schematic
© 2019 Microchip Technology Inc.
User Guide
DS50002931A-page 17
Figure 3-15. USB-A Device Connector J10 Location
ATSAMA5D27-WLSOM1-EK1
Baseboard Components
The table below describes the pin assignment of USB-A connector J10.
Table 3-5. USB-A Pin Assignment
Pin No Mnemonic PIO Signal Description
1 VBUS_USBA Main 5V Input Supply
2 USBA_N HHSDMA USB Host Port A High Speed Data -
3 USBA_P HHSDPA USB Host Port A High Speed Data +
4 ID Not connected
5 GND GROUND
USB_DETECT PA16 VBUS Insertion Detection
3.4.6.4 USB-B Interface and Power Switch
The figure below shows the USB implementation on the USB-B port terminated on USB Type A connector J11.
© 2019 Microchip Technology Inc.
User Guide
DS50002931A-page 18
Figure 3-16. USB-B Host Interface Schematic
10k
0402
1%
R90
VBUS
1
GND
4
D-
2
D+
3
0
USB2.0 STD-A FEMALE
J11
GNDEARTH_USB_B
USBB_N
USBB_P
EN
1
FLG
2
GND
3
NC
4
NC
5
OUT
6
IN
7
OUT
8
USB Power Switch
MIC2025-1YM
U3
0.1uF 10V 0402
C8
GND
10uF 10V 0603
C9
GND
GND
0.1uF 10V 0402
C11
VDD_MAIN
USBB_POWER_EN_PA10
USBB_OVCUR_PA15
USB
B
10k
0402
1%
R89
VDD_3V3
120R
BLM18PG121SN1D
FB2
120R
BLM18PG121SN1D
FB3
10uF 10V 0603
C27
GND
10uF 10V 0603
C29
GND
VBUS_USBB
DIFF90 DIFF90
90±10% differential trace impedance Routing top or bottom
Figure 3-17. USB-B Host Connector J11 Location
ATSAMA5D27-WLSOM1-EK1
Baseboard Components
The table below describes the pin assignment of USB-B connector J11.
© 2019 Microchip Technology Inc.
User Guide
DS50002931A-page 19
Loading...
+ 42 hidden pages