MAXWELL 80387DXRPQS, 80387DXRPQI, 80387DXRPQE, 80387DXRPQB Datasheet

80387

80387DX

Math Coprocessor

Memory

Logic DiagramLogic Diagram

FEATURES:

• 80-Bit numeric processor

•R

AD-PAK® radiation hardened against natural space radia-

tion

• Total dose hardness:

- > 100 krad (Si)

- dependant upon space mission

• Single Event Effects:

- SEU Threshold is ~ 3.38 MeV/mg/cm

- SEL Threshold = 37.1 - 59.9 MeV/mg/cm

• Package: 68-pin RAD-PA® quad flat pack

• Eight 80-bit numeric registers, usable as individual addressable general registers or as a register stack

• Data types include:

- 32-, 64-, 80-bit floating point

- 32-, 64-bit integers

- 18-digit BCD operands

• 5 V Only power

• Built-in exception handling

• Upward object code compatible with All 80X87DX microprocessors

• Full-range transcendental operations for SINE, COSINE, TANGENT, ARCTANGENT and LOGARITHM

2

DESCRIPTION:

Maxwell's 80387DX high speed microcircuit features a greater than 100 kilorad (Si) total dose tolerance. Using Maxwell's radiation hardened R 80387DX is a high-performance numerics processor that extends the 80386DX architecture with floating point, extended integer and BCD data types. The computing system fully conforms to the ANSI/IEEE floating-point standard. Using a numerics oriented architecture, the 80387DX adds over seventy mnemonics to the 80386DX instruction set, making the 80386DX/80387DX a complete solution for high-performance numerics processing.

Maxwell Technologies' patented R ogy incorporates radiation shielding in the microcircuit package. It eliminates the need for box shielding while providing the required radiation shielding for a lifetime in orbit or space mission. In a GEO orbit, R krad (Si) radiation dose tolerance. This product is available with screening up to Class S.

AD-PAK® packaging technology, the

AD-PAK packaging technol-

AD-PAK provides greater than 100

11. 08. 01R evA

(858) 503-3300 - Fax: (858) 503-3301 - www.maxwell.com

All data sheets are subject to change without notice

1

Math Coprocessor

PIN SYMBOL DESCRIPTION

80387DX

TABLE 1. PINOUT DESCRIPTION

1, 12, 19, 21, 35, 49, 53, 56 V

2, 13, 20, 32, 36, 39, 52, 68 V

3-11, 18, 22-31, 33, 34, 37,

38, 40, 41, 64-67

42 CKM Clock Mode

43 386CLK2 386 CPU Clock 2

44 387CLK2 387 MCP Clock 2

45 RESETIN System Reset

46 NC Not Connected

47 59 Tie High Tie High

48 READY

50 CMD0

51 ADS

54 NPS2 MCP Select #2

55 NPS1

57 W/R

58 STEN Status Enable

60 READYO

61 BUSY

D4-D12, D15, D16-25, D26, D27,

D28, D29, D30, D31, D0-D3

SS

CC

Ground

Positive Power Supply

Data Bus

Bus Ready Input

Command

Address Strobe

MCP Select #1

Write/Read

Ready Output

Busy Status

Memory

62 ERROR

63 PEREQ Processor Extension Request

Error Status

TABLE 2. ABSOLUTE MAXIMUM RATINGS

PARAMETER SYMBOL MIN MAX UNIT

Voltage, any pin, with respect to Ground V

Power Dissipation P

Storage Temperature Range T

Operating Temperature Range T

Lead Temperature (soldering 10 seconds) -- 260

11. 08. 01R evA

CC

D

S

A

All data sheets are subject to change without notice

-0.5 VCC+0.5 V

-- 1.5 W

-65 150

-55 125

°

C

°

C

°

C

2

Math Coprocessor

80387DX

TABLE 3. DELTA LIMITS

PARAMETER VARIATION

I

LI

I

LO

I

CLK2 = 32 MHz ±25 mA

CC

I

CLK2 = 50 MHz ±39 mA

CC

± 1.5 µA

±1.5 µA

TABLE 4. RECOMMENDED OPERATING CONDITIONS

PARAMETER SYMBOL MIN MAX UNIT

Supply Voltage V

Input Low Voltage V

Input High Voltage V

Operating Temperature T

TABLE 5. 80387DX DC ELECTRICAL CHARACTERISTICS

(VCC = 4.75V TO 5.25V; TA = -55 TO +125°C, UNLESS OTHERWISE SPECIFIED)

P

ARAMETER SYMBOL TEST CONDITIONS MIN MAX UNIT

Input Low Voltage V

Input High Voltage V

386 CLK2 Input Low Voltage V

386 CLK2 Input High Voltage V

Output Low Voltage V

Output High Voltage V

Input Leakage Current I

Output Leakage Current I

Power Supply Current I

Input Capacitance C

Output Capacitance C

CLK2 Capacitance C

1

IL

1

IH

CL

CH

OLIOL

= 4 mA, D0-D31, IOL = 2.5 mA

READYO , ERROR, BUSY, PEREQ

OHIOH

= -1 mA, D0-D31, IOH = -0.6 mA READYO, READYO, ERROR, BUSY, PEREQ

0V < VIN < V

LI

LO

CC

0.45V < V

CLK2 = 32 MHz

OUT

CC

< V

CC

CLK2 = 40 MHz CLK2 = 50 MHz

FC = 1 MHz -- 10 pF

IN

FC = 1 MHz -- 12 pF

O

CLKFC

= 1 MHz -- 20 pF

2

CC

4.75 5.25 V

IL

IH

A

-0.3 0.8 V

2.0 VCC +0.3 V

-55 125 °C

--

0.8

--

Memory

V

2.0 -- V

-- 0.8 V

3.7 -- V

-- 0.45 V

2.4 -- V

±15 µA

-- ±15 µA

--

250 310 390

mA

1. This parameter is for all inputs, including 387CLK2 but excluding 386CLK2.

2. Icc is measured at steady state, maximum capacitive loading on the outputs, and worst-case DC level at the inputs; 386CLK2 at the same frequency as 387CLK2.

11. 08. 01R evA

All data sheets are subject to change without notice

3

Math Coprocessor

TABLE 6. 80387DX COMBINATIONS OF BUS INTERFACE AND EXECUTION SPEEDS

(VCC = 4.75V TO 5.25V; TA = -55 TO +125°C, UNLESS OTHERWISE SPECIFIED)

P

ARAMETER SYMBOL TEST CONDITIONS MIN MAX UNIT

80387DX

Bus INterface Unit

-16

-20

-25

Execution Unit

-16

-20

-25

P

ARAMETER SYMBOL TEST CONDITION MIN MAX UNIT

387CLK2 Period

-16

-20

-25

387CLK2 High Time

-16

-20

-25

387CLK2 High Time

-16

-20

-25

387CLK2 Low Time

-16

-20

-25

387CLK2 Low Time

-16

-20

-25

387CLK2 Fall Time

-16

-20

-25

387CLK2 Rise Time

-16

-20

-25

16 20 25

TABLE 7. 80387DX TIMING REQUIREMENTS OF THE EXECUTION UNIT

(VCC = 4.75V TO 5.25V; TA = -55 TO +125°C, UNLESS OTHERWISE SPECIFIED)

t

1

t

2a

t

2b

t

3a

t

3b

t

4

t

5

At 2V

31 25 20

At 2V

9 8 7

At 3.7V

5 5 4

At 2V

9 8 7

At 0.8V

7 6 5

At 3.7V to 0.8V

--

At 0.8V to 3.7V

--

MHz

--

MHz

--

Memory

ns 125 125 125

ns

--

ns

--

ns

--

ns

--

ns

8 8 7

ns

8 8 7

11. 08. 01R evA

All data sheets are subject to change without notice

4

Math Coprocessor

80387DX

TABLE 8. 80387DX TIMING REQUIREMENTS OF THE BUS INTERFACE UNIT (OUTPUT TRIP LEVEL = 1.5V)

(VCC = 4.75V TO 5.25V; TA = -55 TO +125°C, UNLESS OTHERWISE SPECIFIED)

P

ARAMETER CONDITIONS SYMBOL MIN MAX UNIT

386CLK2 Period

-16

-20

-25

386CLK2 High Time

-16

-20

-25

386CLK2 High Time

-16

-20

-25

386CLK2 Low Time

-16

-20

-25

386CLK2 Low Time

-16

-20

-25

386CLK2 Fall Time

-16

-20

-25

At 2.0V t

At 3.7V t

At 2V t

At 0.8V t

At 3.7V to 0.8V t

1

2a

2b

3a

3b

4

31 25 20

125 125 125

9 8 7

5 5 4

9 8 7

7 6 5

--

8 8 7

ns

Memory

ns

386CLK2 Rise Time

-16

-20

-25

At 0.8V to 3.7V t

5

--

8 8 7

386 CLK2/387CLK2 Ratio -- 10/16 14/10 --

READYO

Out Delay

-16

-20

-25

PEREQ, ERROR

-16

-20

-25

BUSY

Out Delay

-16

-20

-25

11. 08. 01R evA

Out Delay

C

= 50 pF t

L

C

= 50 pF t

L

C

= 50 pF t

L

7

4 3 3

7

5 5 4

7

5 5 4

All data sheets are subject to change without notice

34 31 24

34 34 33

34 29 29

ns

5

Math Coprocessor

80387DX

TABLE 8. 80387DX TIMING REQUIREMENTS OF THE BUS INTERFACE UNIT (OUTPUT TRIP LEVEL = 1.5V)

(VCC = 4.75V TO 5.25V; TA = -55 TO +125°C, UNLESS OTHERWISE SPECIFIED)

P

ARAMETER CONDITIONS SYMBOL MIN MAX UNIT

D31 - D0 Out Delay

C

= 50 pF t

L

-16

-20

-25

D31 - D0 Setup Time t

D31 - D0 Hold Delay t

D31 - D0 Float Time

C

= 50 pF

L

1

-16

-20

-25

PEREQ, BUSY READYO

Float Time

, ERROR,

C

= 50 pF

L

1

-16

-20

-25

ADS

, W/R Setup Time

-16

-20

-25

ADS

, W/R Hold Time

-16

-20

-25

READY

SetupTime

-16

-20

-25

READY

Hold Time

-16

-20

-25

8

10

11

t

12

t

13

t

14

t

15

t

16

t

17

1 1 0

54 54 50

11 ns

6 6 5

1 1 1

26 21 16

5 5 4

21 12

9

4 4 4

33 27 24

60 50 40

--

ns

Memory

ns

CMDO

SetupTime

-16

-20

-25

CMDO

HoldTime

-16

-20

-25

NPS1,

NPS2 Setup Time

-16

-20

-25

11. 08. 01R evA

t

16

t

17

t

16

All data sheets are subject to change without notice

21 19 16

--

2 4 4

--

ns

6