Maxim Integrated MAX8632 Schematic

1bios.ru

General Description

The MAX8632 integrates a synchronous-buck PWM con­troller to generate V

DDQ

, a sourcing and sinking LDO lin­ear regulator to generate VTT, and a 10mA reference
output buffer to generate V

TTR

. The buck controller drives
two external n-channel MOSFETs to generate output volt­ages down to 0.7V from a 2V to 28V input with output cur­rents up to 15A. The LDO can sink or source up to 1.5A
continuous and 3A peak current. Both the LDO output
and the 10mA reference buffer output can be made to
track the REFIN voltage. These features make the
MAX8632 ideally suited for DDR memory applications in
desktops, notebooks, and graphic cards.

The PWM controller in the MAX8632 utilizes Maxim’s
proprietary Quick-PWM™ architecture with programma­ble switching frequencies of up to 600kHz. This control
scheme handles wide input/output voltage ratios with
ease and provides 100ns response to load transients
while maintaining high efficiency and a relatively con­stant switching frequency. The MAX8632 offers fully pro­grammable UVP/OVP and skip-mode options ideal in
portable applications. Skip mode allows for improved
efficiency at lighter loads.

The VTT and VTTR outputs track to within 1% of V

REFIN

/ 2.
The high bandwidth of this LDO regulator allows excel­lent transient response without the need for bulk capac­itors, thus reducing cost and size.

The buck controller and LDO regulators are provided with
independent current limits. Adjustable lossless foldback
current limit for the buck regulator is achieved by monitor­ing the drain-to-source voltage drop of the low-side
MOSFET. Additionally, overvoltage and undervoltage pro­tection mechanisms are built in. Once the overcurrent
condition is removed, the regulator is allowed to enter
soft-start again. This helps minimize power dissipation
during a short-circuit condition. The MAX8632 allows flex­ible sequencing and standby power management using
the SHDN and STBY inputs, which support all DDR
operating states.

The MAX8632 is available in a small 5mm × 5mm, 28­pin thin QFN package.

Applications

DDR I and DDR II Memory Power Supplies
Desktop Computers
Notebooks and Desknotes
Graphic Cards
Game Consoles
RAID
Networking

Features

Buck Controller

♦ Quick-PWM with 100ns Load-Step Response
♦ Up to 95% Efficiency
♦ 2V to 28V Input Voltage Range
♦ 1.8V/2.5V Fixed or 0.7V to 5.5V Adjustable Output
♦ Up to 600kHz Selectable Switching Frequency
♦ Programmable Current Limit with Foldback

Capability

♦ 1.7ms Digital Soft-Start
♦ Independent Shutdown and Standby Controls
♦ Overvoltage-/Undervoltage-Protection Option
♦ Power-Good Window Comparator

LDO Section

♦ Fully Integrated VTT and VTTR Capability
♦ VTT Has ±3A Sourcing/Sinking Capability
♦ Only 20µF Ceramic Capacitance Required for VTT
♦ VTT and VTTR Outputs Track V

REFIN

/ 2

♦ All-Ceramic Output-Capacitor Designs
♦ 1.0V to 2.8V Input Voltage Range
♦ Power-Good Window Comparator

MAX8632

Integrated DDR Power-Supply Solution

for Desktops, Notebooks, and Graphic Cards

________________________________________________________________ Maxim Integrated Products 1

Ordering Information

Pin Configuration

19-3623; Rev 0; 3/05

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.

Typical Operating Circuit appears at end of data sheet.

EVALUATION KIT

AVAILABLE

Quick-PWM is a trademark of Maxim Integrated Products, Inc.

+Denotes lead-free packaging.

PART TEMP RANGE PIN-PACKAGE

MAX8632ETI+ -40°C to +85°C 28 Thin QFN 5mm × 5mm

IN

V

BST

OVP/UVP

DH

LX

MAX8632

REF

ILIM

POK1

OUT

POK2

FB

STBY

14

REFIN

VTTI

13

12

VTT

11

PGND2

10

VTTR

9

VTTS

8

SS

TOP VIEW

V

DD

PGND1

GND

SKIP

AV

DD

SHDN

TPO

DL

21 20 19 18 17 16 15

22

23

24

25

26

27

28

1234567

TON

5mm x 5mm THIN QFN

1bios.ru

PARAMETER

CONDITIONS

UNITS

MAIN PWM CONTROLLER

V

IN

228

Input Voltage Range

4.5 5.5

V

Output Adjust Range V

OUT

0.7 5.5 V

FB = OUT

0.7

FB = GND

2.5

Output Voltage Accuracy
(Note 2)

FB = V

DD

1.8

V

Soft-Start Ramp Time t

SS

Rising edge of SHDN to full current limit 1.7 ms

TON = GND (600kHz)

219

TON = REF (450kHz)

273

389

On-Time t

ON

VIN = 15V,
V

OUT

= 1.5V

(Note 3)

571

ns

Minimum Off-Time

(Note 3)

450 ns

VIN Quiescent Supply Current I

IN

25 40 µA

VIN Shutdown Supply Current SHDN = GND 1 5 µA

All on (PWM, VTT, and VTTR on) 2.5 5

AVDD Quiescent Supply Current I

AVDD

STBY = GND (only VTTR and PWM on) 1 2

mA

AVDD + VDD Shutdown Supply
Current

SHDN = GND 20 µA

Rising edge of V

IN

V

AVDD Undervoltage-Lockout
Threshold

Hysteresis 50 mV

VDD Quiescent Supply Current I

VDD

Set VFB = 0.8V 1 5 µA

MAX8632

Integrated DDR Power-Supply Solution for
Desktops, Notebooks, and Graphic Cards

2 _______________________________________________________________________________________

ABSOLUTE MAXIMUM RATINGS

ELECTRICAL CHARACTERISTICS

(VIN= +15V, VDD= AVDD= V

SHDN

= STBY = V

BST

= V

ILIM

= 5V, V

OUT

= V

REFIN

= V

VTTI

= 2.5V, UVP/OVP = TP0 = FB = SKIP

= GND, PGND1 = PGND2 = LX = GND, TON = OPEN, V

VTTS

= V

VTT

, TA= -40°C to +85°C, unless otherwise noted. Typical values

are at T

A

= +25°C.) (Note 1)

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.

VINto GND .............................................................-0.3V to +30V

V

DD, AVDD

, VTTI to GND .........................................-0.3V to +6V

SHDN, REFIN to GND ..............................................-0.3V to +6V

SS, POK1, POK2, SKIP, ILIM, FB to GND ................-0.3V to +6V

STBY, TON, REF, UVP/OVP to GND ........-0.3V to (AV

DD

+ 0.3V)

OUT, VTTR to GND ..................................-0.3V to (AV

DD

+ 0.3V)

DL to PGND1..............................................-0.3V to (V

DD

+ 0.3V)

DH to LX....................................................-0.3V to (V

BST

+ 0.3V)

LX to BST..................................................................-6V to +0.3V

LX to GND .................................................................-2V to +30V

VTT to GND...............................................-0.3V to (V

VTTI

+ 0.3V)

VTTS to GND............................................-0.3V to (AV

DD

+ 0.3V)

PGND1, PGND2, TP0 to GND ...............................-0.3V to +0.3V

REF Short Circuit to GND ...........................................Continuous

Continuous Power Dissipation (T

A

= +70°C)
28-Pin 5mm x 5mm Thin QFN (derate 35.7mW/°C

above +70°C).................................................................2.86W

Operating Temperature Range ...........................-40°C to +85°C

Junction Temperature......................................................+150°C

Storage Temperature Range .............................-65°C to +150°C

Lead Temperature (soldering, 10s) .................................+300°C

SYMBOL

MIN TYP MAX

VDD, AV

t

OFF_MIN

DD

0.693

2.47

1.78

170 194

213 243

TON = open (300kHz) 316 352

TON = AVDD (200kHz) 461 516

200 300

4.05 4.25 4.40

0.707

2.53

1.82

1bios.ru

MAX8632

Integrated DDR Power-Supply Solution for

Desktops, Notebooks, and Graphic Cards

_______________________________________________________________________________________ 3

ELECTRICAL CHARACTERISTICS (continued)

(VIN= +15V, VDD= AVDD= V

SHDN

= STBY = V

BST

= V

ILIM

= 5V, V

OUT

= V

REFIN

= V

VTTI

= 2.5V, UVP/OVP = TP0 = FB = SKIP

= GND, PGND1 = PGND2 = LX = GND, TON = OPEN, V

VTTS

= V

VTT

, TA= -40°C to +85°C, unless otherwise noted. Typical values

are at T

A

= +25°C.) (Note 1)

REFERENCE

Reference Voltage V

Reference Load Regulation I

REF Undervoltage Lockout

FAULT DETECTION

OVP Trip Threshold
(Referred to Nominal V

UVP Trip Threshold
(Referred to Nominal V

POK1 Trip Threshold
(Referred to Nominal V

POK2 Trip Threshold
(Referred to Nominal V
and V

POK2 Disable Threshold
(Measured at REFIN)

UVP Blanking Time From rising edge of SHDN 10 20 40 ms

OVP, UVP, POK_ Propagation
Delay

POK_ Output Low Voltage I

POK_ Leakage Current V

ILIM Adjustment Range V

ILIM Input Leakage Current 0.1 µA

Current-Limit Threshold (Fixed)
PGND1 to LX

Current-Limit Threshold
(Adjustable) PGND1 to LX

Current-Limit Threshold (Fixed,
Negative Direction) PGND1 to LX

Current-Limit Threshold
(Adjustable, Negative Direction)
PGND1 to LX

Zero-Crossing Detection
Threshold PGND1 to LX

Thermal-Shutdown Threshold +160 °C

Thermal-Shutdown Hysteresis 15 °C

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS

)

OUT

)

OUT

)

OUT

VTTS

VTTR

)

REF

ILIM

AVDD = 4.5V to 5.5V; I

= 0 to 50µA 0.01 V

REF

V

rising 1.93 V

REF

Hysteresis 300 mV

UVP/OVP = AV

Lower level, falling edge, 1% hysteresis 87 90 93

Upper level, rising edge, 1% hysteresis 107 110 113

Lower level, falling edge, 1% hysteresis 87.5 90 92.5

Upper level, rising edge, 1% hysteresis 107.5 110 112.5

V

REFIN

SINK

POK_

V

= 2V 170 200 235 mV

ILIM

SKIP = AV

SKIP = AV

rising (hysteresis = 75mV typ) 0.7 0.9 V

= 4mA 0.3 V

= 5.5V, VFB = 0.8V, V

DD

DD

, V

DD

ILIM

= 0 1.98 2 2.02 V

REF

= 2V -250 mV

= 1.3V 1 µA

VTTS

112 116 120 %

65 70 75 %

10 µs

0.25 2.00 V

45 50 55 mV

-75 -60 -45 mV

3mV

%

%

1bios.ru

MAX8632

Integrated DDR Power-Supply Solution for
Desktops, Notebooks, and Graphic Cards

4 _______________________________________________________________________________________

ELECTRICAL CHARACTERISTICS (continued)

(VIN= +15V, VDD= AVDD= V

SHDN

= STBY = V

BST

= V

ILIM

= 5V, V

OUT

= V

REFIN

= V

VTTI

= 2.5V, UVP/OVP = TP0 = FB = SKIP

= GND, PGND1 = PGND2 = LX = GND, TON = OPEN, V

VTTS

= V

VTT

, TA= -40°C to +85°C, unless otherwise noted. Typical values

are at T

A

= +25°C.) (Note 1)

Dual Mode is a trademark of Maxim Integrated Products, Inc.

MOSFET DRIVERS

DH Gate-Driver On-Resistance V

DL Gate-Driver On-Resistance in
High State

DL Gate-Driver On-Resistance in
Low State

Dead Time (Additional to
Adaptive Delay)

INPUTS AND OUTPUTS

Logic Input Threshold
(SHDN, STBY, SKIP)

Logic Input Current
(SHDN, STBY, SKIP)

Dual-Mode™ Input Logic
Levels (FB)

Input Bias Current (FB) -0.1 +0.1 µA

Four-Level Input Logic Levels
(TON, OVP/UVP)

Logic Input Current
(TON, OVP/UVP)

OUT Discharge-Mode
On-Resistance

DL Turn-On Level During
Discharge Mode
(Measured at OUT)

PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS

- VLX = 5V 1 4 Ω

BST

DH falling to DL rising 30

DL falling to DH rising 50

Rising edge 1.20 1.7 2.20 V

Hysteresis 225 mV

Low (2.5V output) 0.05

High (1.8V output) 2.1

High

Floating 3.15 3.85

REF 1.65 2.35

Low 0.5

FB = GND 90 175 350

FB = AV

FB adjustable mode 400 800 1600

DD

14Ω

0.5 3 Ω

-1 +1 µA

AV

-

DD

0.4

-3 +3 µA

70 135 270OUT Input Resistance

10 25 Ω

0.01 0.1 0.20 V

ns

V

V

kΩ

1bios.ru

MAX8632

Integrated DDR Power-Supply Solution for

Desktops, Notebooks, and Graphic Cards

_______________________________________________________________________________________ 5

Note 1: Specifications to -40°C are guaranteed by design, not production tested.
Note 2: When the inductor is in continuous conduction, the output voltage has a DC regulation level higher than the error-compara-

tor threshold by 50% of the ripple. In discontinuous conduction, the output voltage has a DC regulation level higher than the
trip level by approximately 1.5% due to slope compensation.

Note 3: On-time and off-time specifications are measured from 50% point to 50% point at the DH pin with LX = GND, V

BST

= 5V,

and a 250pF capacitor connected from DH to LX. Actual in-circuit times may differ due to MOSFET switching speeds.

SYMBOL

MIN

TYP

MAX

UNITS

<0.1

2.8

0.01

0.20

±6.5

0.1

±18

ELECTRICAL CHARACTERISTICS (continued)

(VIN= +15V, VDD= AVDD= V

SHDN

= STBY = V

BST

= V

ILIM

= 5V, V

OUT

= V

REFIN

= V

VTTI

= 2.5V, UVP/OVP = TP0 = FB = SKIP

= GND, PGND1 = PGND2 = LX = GND, TON = OPEN, V

VTTS

= V

VTT

, TA= -40°C to +85°C, unless otherwise noted. Typical values

are at T

A

= +25°C.) (Note 1)

LINEAR REGULATORS (VTTR AND VTT)

VTTI Input Voltage Range V

VTTI Supply Current I
VTTI Shutdown Current SHDN = GND 10 µA

REFIN Input Impedance V

REFIN Range V

VTT, VTTR UVLO Threshold
(Measured at OUT)

Soft-Start Charge Current I

VTT Internal MOSFET High-Side
On-Resistance

VTT Internal MOSFET Low-Side
On-Resistance

VTT Output Accuracy
(Referred to V

VTT Load Regulation

VTT Current Limit VTT = 0 or VTTI ±3 ±5

VTTS Input Current I

VTTR Output Error
(Referred to V

VTTR Current Limit V

VTTR Bias Current V

PARAMETER

/ 2)

REFIN

/ 2)

REFIN

VTTI

VTTI

REFIN

SS

VTTS

I

= I

VTT

REFIN

VSS = 0 4 µA

I

= -100mA, V

VTT

AV

DD

= 100mA, AVDD = 4.5V 0.3 Ω

I

VTT

V

REFIN

V

REFIN

V

REFIN

V

VTTS

V

REFIN

VTTR

REFIN

VTTR

= 2.5V 12 20 30 kΩ

= 4.5V

= 1.5V or 2.5V, I

= 2.5V, I

= 1.5V, I

= 1.5V, VTT open

= 1.5V or 2.5V, I

= 0 or V

= V

CONDITIONS

= 0

VTTI

VTT

VTT

VTTI

= 0 0.6 4 µA

VTTI

= 1.5V,

= 1mA -1 +1 %

VTT

= 0 to ±1.5A 1.3
= 0 to ±1A 1.3

= 0 -1 +1 %

VTTR

1 2.8 V

1mA

1

0.1

0.3 Ω

1µA

±32 ±50 mA

V

V

%

A

1bios.ru

MAX8632

Integrated DDR Power-Supply Solution for
Desktops, Notebooks, and Graphic Cards

6 _______________________________________________________________________________________

Typical Operating Characteristics

(V

VIN

= 12V, V

OUT

= 2.5V, TON = GND, SKIP = AVDD, circuit of Figure 8, TA= +25°C, unless otherwise noted.)

EFFICIENCY vs. LOAD CURRENT

(TON = GND)

MAX8632 toc01

I

LOAD

(A)

EFFICIENCY (%)

1010.1

60

70

80

90

100

50

10

20

30

40

0

0.01 100

fSW = 600kHz

V

OUT

= 2.5V

V

OUT

= 1.8V

V

OUT

= 1.5V

SKIP = GND

SKIP = AV

DD

EFFICIENCY vs. LOAD CURRENT

(TON = OPEN)

MAX8632 toc02

I

LOAD

(A)

EFFICIENCY (%)

1010.1

10

20

30

40

50

60

70

80

90

100

0

0.01 100

fSW = 300kHz

V

OUT

= 2.5V

V

OUT

= 1.8V

V

OUT

= 1.5V

SKIP = GND

SKIP = AV

DD

SWITCHING FREQUENCY vs. LOAD CURRENT

(TON = GND)

MAX8632 toc03

I

LOAD

(A)

FREQUENCY (kHz)

11108 92 3 4 5 6 71

50

100

150

200

250

300

350

400

450

500

550

600

650

700

0

012

SKIP = GND

SKIP = AV

DD

SWITCHING FREQUENCY vs. INPUT VOLTAGE

(TON = GND)

MAX8632 toc04

VIN (V)

FREQUENCY (kHz)

262420 228 10 12 14 16 186

420

440

460

480

500

540
520

560

580

600

620

640

660

680

700

400

428

I

LOAD

= 12A

I

LOAD

= 0A

SWITCHING FREQUENCY vs. TEMPERATURE

(TON = GND)

MAX8632 toc05

TEMPERATURE (°C)

FREQUENCY (kHz)

80655035205-10-25

650

660

670

680

690

700

600

640

630

620

610

-40

I

LOAD

= 12A

OUTPUT VOLTAGE

vs. LOAD CURRENT

MAX8632 toc06

I

LOAD

(A)

V

OUT

(V)

12106 842

2.495

2.500

2.505

2.510

2.515

2.520

2.525

2.530

2.535

2.540

2.490
014

VIN = 15V,
TON = GND

SKIP = GND

SKIP = AV

DD

VTT VOLTAGE

vs. VTT CURRENT

MAX8632 toc07

I

VTT

(A)

V

VTT

(V)

V

VTT

(V)

21-2 -1 0

1.20

1.22

1.24

1.26

1.28

1.30

1.32

1.34

1.18

0.86

0.87

0.88

0.89

0.90

0.91

0.92

0.93

0.85

-3 3

V

VTT

= 0.9V

V

VTT

= 1.25V

VTTR VOLTAGE

vs. VTTR CURRENT

MAX8632 toc08

I

VTTR

(mA)

V

VTTR

(V)

105-10 -5 0

1.21

1.22

1.23

1.24

1.25

1.26

1.27

1.28

1.20

-15 15

LINE REGULATION

(V

OUT

vs. VIN)

MAX8632 toc09

VIN (V)

V

OUT

(

V

)

262420 228 10 12 14 16 186

2.46

2.47

2.48

2.49

2.50

2.51

2.52

2.53

2.54

2.55

2.45
428

I

LOAD

= 0A

I

LOAD

= 12A

1bios.ru

MAX8632

Integrated DDR Power-Supply Solution for

Desktops, Notebooks, and Graphic Cards

_______________________________________________________________________________________ 7

Typical Operating Characteristics (continued)

(V

VIN

= 12V, V

OUT

= 2.5V, TON = GND, SKIP = AVDD, circuit of Figure 8, TA= +25°C, unless otherwise noted.)

STARTUP AND SHUTDOWN INTO

LIGHT LOAD, DISCHARGE ENABLED

MAX8632 toc16a

2ms/div

V

OUT

VTT

VTTR

10V/div

500mV/div

500mV/div

500mV/div

SHDN

1.8V

0.9V

0.9V

STANDBY RESPONSE

VTT LOADED AT 10Ω TO GND

MAX8632 toc17a

2ms/div

500mV/div

500mV/div

500mV/div

5V/div

V

OUT

VTT

VTTR

STBY

1.8V

0.9V

0.9V

SHUTDOWN BY LOSS OF V

DD

MAX8632 toc16b

200µs/div

V

DD

2V/div

V

OUT

500mV/div

V

DL

5V/div
I

OUT

5A/div

0A

1.8V

4V

0V

0A

0V

0V

0V

0V

LOAD TRANSIENT (BUCK)

I

VTT

= 1.5A, I

VTTR

= 15mA

POWER-UP WAVEFORMS

VDD = 5V, I

LOAD

= 12A, I

10µs/div

VTT

200µs/div

= 1.5A, I

MAX8632 toc10

MAX8632 toc13

VTTR

= 15mA

V

OUT

100mV/div

VTT
50mV/div

VTTR
50mV/div

I

LOAD

5A/div

OUT
2V/div

VTT
1V/div

VTTR
1V/div

V

IN

10V/div

LOAD TRANSIENT VTT (-1.5A TO +1.5A)

I

= 12A, I

LOAD

0A

VTTR

= 15mA

10µs/div

POWER-DOWN WAVEFORMS

VDD = 5V, I

0V

0V

0V

0V

LOAD

= 12A, I

200µs/div

VTT

= 1.5A, I

MAX8632 toc11

MAX8632 toc14

VTTR

= 15mA

V

OUT

50mV/div

VTT
50mV/div
VTTR
50mV/div

I

VTT

1A/div

OUT
2V/div

VTT
1V/div

VTTR
1V/div

V

IN

10V/div

LOAD TRANSIENT VTT (-3A TO +3A)

I

LOAD

0A

HEAVY LOAD, DISCHARGE DISABLED

I

LOAD

I

VTT

0V

0V

0V

0V

MAX8632 toc12

= 12A, I

VTTR

= 15mA

10µs/div

STARTUP AND SHUTDOWN INTO

MAX8632 toc15

= 12A,

= 1.5A

1ms/div

V

OUT

50mV/div

VTT
50mV/div

VTTR
50mV/div

I

VTT

2A/div

V

OUT

1V/div

VTT
1V/div

SHDN
5V/div

POK1
5V/div

1bios.ru

MAX8632

Integrated DDR Power-Supply Solution for
Desktops, Notebooks, and Graphic Cards

8 _______________________________________________________________________________________

Typical Operating Characteristics (continued)

(V

VIN

= 12V, V

OUT

= 2.5V, TON = GND, SKIP = AVDD, circuit of Figure 8, TA= +25°C, unless otherwise noted.)

OVERVOLTAGE AND TURN-OFF

OF BUCK OUTPUT

MAX8632 toc18

40µs/div

V

OUT

1V/div

V

LX

10V/div

V

DL

5V/div

0V

0V

0V

SHORT CIRCUIT AND

RECOVERY OF V

DDQ

MAX8632 toc19

400µs/div

V

OUT

2V/div

I

LOAD

10A/div

V

IN

10V/div

I

IN

2A/div

0A

0V

0A

0V

UVP DISABLED, FOLDBACK CURRENT LIMIT

SHORT CIRCUIT AND

RECOVERY OF V

DDQ

MAX8632 toc20

400µs/div

V

OUT

2V/div

I

LOAD

10A/div

V

IN

10V/div

I

IN

2A/div

0A

0V

0A

0V

UVP ENABLED

STANDBY RESPONSE, VTT AT NO LOAD

5V/div

500mV/div

500mV/div

500mV/div

2ms/div

MAX8632 toc17b

1.8V

0.9V

0.9V

STBY

V

OUT

VTT

VTTR

SHORT CIRCUIT OF VTT

0V

MAX8632 toc21

VTT
1V/div

I

VTT

0A

400µs/div

5A/div

1bios.ru

MAX8632

Integrated DDR Power-Supply Solution for

Desktops, Notebooks, and Graphic Cards

_______________________________________________________________________________________ 9

Pin Description

PIN NAME FUNCTION

On-Time Selection-Control Input. This four-level logic input sets the nominal DH on-time. Connect to

1 TON

2

3 REF

4 ILIM

OVP/

UVP

GND, REF, AV
TON = AV
TON = open (300kHz)
TON = REF (450kHz)
TON = GND (600kHz)

Overvoltage-/Undervoltage-Protection Control Input. This four-level logic input enables or disables the
overvoltage and/or undervoltage protection. The overvoltage limit is 116% of the nominal output
voltage. The undervoltage limit is 70% of the nominal output voltage. Discharge mode is enabled when
OVP is also enabled. Connect the OVP/UVP pin to the following pins for the desired function:
OVP/UVP = AV
OVP/UVP = open (Enable OVP and discharge mode, disable UVP.)
OVP/UVP = REF (Disable OVP and discharge mode, enable UVP.)
OVP/UVP = GND (Disable OVP and discharge mode, disable UVP.)

+2.0V Reference Voltage Output. Bypass to GND with a 0.1µF (min) capacitor. REF can supply 50µA
for external loads. Can be used for setting voltage for ILIM. REF turns off when SHDN is low and
OUT < 0.1V.

Valley Current-Limit Threshold Adjustment for Buck Regulator. The current-limit threshold across PGND
and LX is 0.1 times the voltage at ILIM. Connect ILIM to a resistive divider, typically from REF to GND,
to set the current-limit threshold between 25mV and 200mV. This corresponds to a 0.25V to 2V range at
ILIM. Connect ILIM to AV
Current Limit (Buck) section.

, or leave TON unconnected to select the following nominal switching frequencies:

DD

(200kHz)

DD

(Enable OVP and discharge mode, enable UVP.)

DD

to select the 50mV default current-limit threshold. See the Setting the

DD

Buck Power-Good Open-Drain Output. POK1 is low when the buck output voltage is more than 10%

5 POK1

6 POK2

7 STBY

8SS

9 VTTS

10 VTTR Termination Reference Voltage. VTTR tracks V

above or below the normal regulation point or during soft-start. POK1 is high impedance when the
output is in regulation and the soft-start circuit has terminated. POK1 is low in shutdown.

LDO Power-Good Open-Drain Output. In normal mode, POK2 is low when either VTTR or VTTS is more
than 10% above or below the normal regulation point, which is typically REFIN / 2. In standby mode,
POK2 responds only to the VTTR input. POK2 is low in shutdown, and when V

Standby. Connect to GND for low-quiescent mode where the VTT output is open circuit. POK2 takes
input from only VTTR in this mode. PWM output can be on or off, depending on the state of SHDN.

Soft-Start Control for VTT. Connect a capacitor (C9 in the Typical Applications Circuit of Figure 8) from
SS to ground. Leave SS open to disable soft-start. SS discharges to ground when VTT is off. See the
POR, UVLO, and Soft-Start section.

Sensing Pin for Termination Supply Output. Normally connected to VTT pin to allow accurate regulation
to half the REFIN voltage. Connected to a resistive divider from VTT to GND to regulate VTT to higher
than half the REFIN voltage.

REFIN

/ 2.

is less than 0.8V.

REFIN

1bios.ru

MAX8632

Integrated DDR Power-Supply Solution for
Desktops, Notebooks, and Graphic Cards

10 ______________________________________________________________________________________

Pin Description (continued)

PIN NAME FUNCTION

11 PGND2 Power Ground for VTT and VTTR. Connect PGND2 externally to the underside of the exposed pad.

12 VTT Termination Power-Supply Output. Connect VTT to VTTS to regulate to V

13 VTTI

14 REFIN External Reference Input. This is used to regulate the VTT and VTTR outputs to V

15 FB

16 OUT

17 V

18 DH High-Side Gate-Driver Output. Swings from LX to BST. DH is low when in shutdown or UVLO.

19 LX

20 BST

21 DL Synchronous-Rectifier Gate-Driver Output. Swings from PGND to VDD.

22 V

23 PGND1 Power Ground for Buck Controller. Connect PGND1 externally to the underside of the exposed pad.

24 GND Analog Ground for Both Buck and LDO. Connect GND externally to the underside of the exposed pad.

25 SKIP

26 AV

27 SHDN

28 TP0 This is a test pin. Must connect to GND externally.

—EP

DD

IN

DD

/ 2.

REFIN

Power-Supply Input Voltage for VTT and VTTR. Normally connected to the output of the buck regulator
for DDR application.

/ 2.

REFIN

Feedback Input for Buck Output. Connect to AV
output. For an adjustable output (0.7V to 5.5V), connect FB to a resistive divider from the output
voltage. FB regulates to +0.7V.

Output-Voltage Sense Connection. Connect to the positive terminal of the buck output filter capacitor.
OUT senses the output voltage to determine the on-time for the high-side switching MOSFET (Q1 in the
Typical Applications Circuit of Figure 8). OUT also serves as the buck output’s feedback input in fixed­output modes. When discharge mode is enabled by OVP/UVP, the output capacitor is discharged
through an internal 10Ω resistor connected between OUT and GND. OUT also acts as the input to the
VTT and VTTR UVLO detector.

Input-Voltage Sense Connection. Connect to input power source. VIN is used only to set the PWM’s on­time one-shot timer. IN voltage range is from 2V to 28V.

External Inductor Connection. Connect LX to the input side of the inductor. LX is used for both current
limit and the return supply of the DH driver.

Boost Flying-Capacitor Connection. Connect to an external capacitor and diode according to the
Typical Applications Circuit (Figure 8). See the Boost-Supply Diode and Capacitor Selection section.

Supply Input for the DL Gate Drive. Connect to the +4.5V to +5.5V system supply voltage. Bypass to
PGND1 with a 1µF (min) ceramic capacitor.

Pulse-Skipping Control Input. Connect to AV
enable pulse-skipping operation.

Analog Supply Input for Both Buck and LDO. Connect to the +4.5V to +5.5V system supply voltage
with a series 10Ω resistor. Bypass to GND with a 1µF or greater ceramic capacitor.

Shutdown Control Input. Use to control buck output. A rising edge on SHDN clears the overvoltage­and undervoltage-protection fault latches (see Tables 2 and 3). Connect to AV

Exposed pad. The exposed pad must be star-connected to GND and PGND2. See Special Layout
Considerations for LDO Section for more details.

for a +1.8V fixed output or to GND for a +2.5V fixed

DD

for low-noise, forced-PWM mode. Connect to GND to

DD

for normal operation.

DD

1bios.ru

MAX8632

Integrated DDR Power-Supply Solution for

Desktops, Notebooks, and Graphic Cards

______________________________________________________________________________________ 11

Figure 1. Functional Diagram

TON

OVP/UVP

SHDN

TP0

STBY

POK1

POK2

VTT ON/OFF VTTR ON/OFF

FB

BUCK ON/OFF

SHUTDOWN

DECODER

N

N

BIAS ON/OFF

REFIN

REFIN

QUAD LEVEL

DECODE

0.7 x INTREF

INTREF + 10%

/

2 - 10%

/

2 - 10%

IN

t

OFF

ONE-SHOT

S

R

TRIG

Q

Q

1.0V

ZERO CROSSING

INTREF

VTTI

PGND2

V

OUT

VTT ILIM

= 2.5V

S

R

V

OUT

Q

= 1.8V

FB

DECODE

LX

ON-TIME

OUT

COMPUTE

t

ON

TRIG

ONE-SHOT

Q

INTREF

1.16 x INTREF

OVP/UVP

LATCH

20ms

TIMER

INTREF - 10%

POWER-DOWN

CURRENT

LIMITS

0.1V OUT

REFIN

REFIN

/

/

2 + 10%

2 + 10%

DISCHARGE

LOGIC

10kΩ 10kΩ

REFERENCE

REFIN

V

DD

V

DD

MAX8632

2V

/

2

BST

DH

LX

V

DD

DL

PGND

ILIM

V

- 1V

DD

SKIP

LX

N

N

OUT

N

AV

DD

GND

REF

VTTS

REFIN

VTTI

VTT

PGND2

VTTR

SS

1bios.ru

MAX8632

Integrated DDR Power-Supply Solution for
Desktops, Notebooks, and Graphic Cards

12 ______________________________________________________________________________________

Detailed Description

The MAX8632 combines a synchronous-buck PWM con­troller, an LDO linear regulator, and a 10mA reference out­put buffer. The buck controller drives two external
n-channel MOSFETs to deliver load currents up to 12A
and generate voltages down to 0.7V from a +2V to +28V
input. The LDO linear regulator can sink and source up to

1.5A continuous and 3A peak current with relatively fast
response. These features make the MAX8632 ideally
suited for DDR memory applications.

The MAX8632 buck regulator is equipped with a fixed
switching frequency of up to 600kHz using Maxim’s
proprietary constant on-time Quick-PWM architecture.
This control scheme handles wide input/output voltage
ratios with ease, and provides 100ns “instant-on”
response to load transients, while maintaining high effi­ciency with relatively constant switching frequency.

The buck controller, LDO, and a reference output
buffer are provided with independent current limits.
Lossless foldback current limit in the buck regulator is
achieved by monitoring the drain-to-source voltage
drop of the low-side FET. The ILIM input is used to
adjust this current limit. Overvoltage protection, if
selected, is achieved by latching the low-side synchro­nous FET on and the high-side FET off when the output
voltage is over 116% of its set output. It also features
an optional undervoltage protection by latching the
MOSFET drivers to the OFF state during an overcurrent
condition, when the output voltage is lower than 70% of
the regulated output. This helps minimize power dissi­pation during a short-circuit condition.

The current limit in the LDO and buffered reference out­put buffer is ±5A and ±32mA, respectively, and neither
have the over- or undervoltage protection. When the
current limit in either output is reached, the output no
longer regulates the voltage, but regulates the current
to the value of the current limit.

+5V Bias Supply (VDDand AVDD)

The MAX8632 requires an external +5V bias supply in
addition to the input voltage (VIN). Keeping the bias sup­ply external to the IC improves the efficiency and elimi­nates the cost associated with the +5V linear regulator
that would otherwise be needed to supply the PWM cir­cuit and the gate drivers. If stand-alone capability is
needed, then the +5V supply can be generated with an
external linear regulator such as the MAX1615. VDD,
AVDD, and IN can be connected together if the input
source is a fixed +4.5V to +5.5V supply.

VDDis the supply input for the buck regulator’s MOSFET
drivers, and AVDDsupplies the power for the rest of

the IC. The current from the AV

DD

and VDDpower
supply must supply the current for the IC and the gate
drive for the MOSFETs. This maximum current can be
estimated as:

where I

VDD

+ I

AVDD

are the quiescent supply currents
into VDDand AVDD, QG1and QG2are the total gate
charges of MOSFETs Q1 and Q2 (at VGS= 5V) in the
Typical Applications Circuit of Figure 8, and fSWis the
switching frequency.

Free-Running Constant-On-Time PWM

The Quick-PWM control architecture is a pseudo-fixed­frequency, constant on-time, current-mode regulator
with voltage feed-forward (Figure 1). This architecture
relies on the output filter capacitor’s ESR to act as a
current-sense resistor, so the output ripple voltage pro­vides the PWM ramp signal. The control algorithm is
simple: the high-side switch on-time is determined
solely by a one-shot whose pulse width is inversely pro­portional to input voltage and directly proportional to
the output voltage. Another one-shot sets a minimum
off-time of 300ns (typ). The on-time one-shot is trig­gered if the error comparator is low, the low-side switch
current is below the valley current-limit threshold, and
the minimum off-time one-shot has timed out.

On-Time One-Shot (TON)

The heart of the PWM core is the one-shot that sets the
high-side switch on-time. This fast, low-jitter, adjustable
one-shot includes circuitry that varies the on-time in
response to input and output voltages. The high-side
switch on-time is inversely proportional to the input volt­age (VIN) and is proportional to the output voltage:

where K (the switching period) is set by the TON input
connection (Table 1) and R

DS(ON)Q2

is the on-resis­tance of the synchronous rectifier (Q2) in the Typical
Applications Circuit (Figure 8). This algorithm results in
a nearly constant switching frequency despite the lack
of a fixed-frequency clock generator. The benefits of a
constant switching frequency are twofold:

1) The frequency can be selected to avoid noise-sensi-

tive regions such as the 455kHz IF band.

2) The inductor ripple-current operating point remains

relatively constant, resulting in an easy design
methodology and predictable output voltage ripple.

IIIfQQ

=+ +×+

BIAS VDD AVDD

SW

()

GG

12

tK

=×

ON

VI R

()

+×

OUT LOAD DS ON Q

V

IN

()

2

1bios.ru

The on-time one-shot has good accuracy at the operat­ing points specified in the Electrical Characteristics
table (approximately ±12.5% at 600kHz and 450kHz,
and ±10% at 200kHz and 300kHz). On-times at operat­ing points far removed from the conditions specified in
the Electrical Characteristics table can vary over a
wider range. For example, the 600kHz setting typically
runs approximately 10% slower with inputs much
greater than 5V due to the very short on-times required.

The constant on-time translates only roughly to a con­stant switching frequency. The on-times guaranteed in
the Electrical Characteristics table are influenced by
resistive losses and by switching delays in the high­side MOSFET. Resistive losses, which include the
inductor, both MOSFETs, the output capacitor’s ESR,
and any PC board copper losses in the output and
ground, tend to raise the switching frequency as the
load increases. The dead-time effect increases the
effective on-time, reducing the switching frequency as
one or both dead times are added to the effective on­time. The dead time occurs only in PWM mode (SKIP =
VDD) and during dynamic output-voltage transitions
when the inductor current reverses at light or negative
load currents. With reversed inductor current, the induc­tor’s EMF causes LX to go high earlier than normal,
extending the on-time by a period equal to the DH-rising
dead time. For loads above the critical conduction point,
where the dead-time effect is no longer a factor, the
actual switching frequency is:

where V

DROP1

is the sum of the parasitic voltage drops
in the inductor discharge path, including the synchro­nous rectifier, the inductor, and any PC board resis­tances; V

DROP2

is the sum of the resistances in the
charging path, including the high-side switch (Q1 in the
Typical Applications Circuit of Figure 8), the inductor,
and any PC board resistances, and t

ON

is the one-shot

on-time (see the On-Time One-Shot (TON) section.

Automatic Pulse-Skipping Mode

(

SKIP

= GND)

In skip mode (SKIP = GND), an inherent automatic
switchover to PFM takes place at light loads (Figure 2).
This switchover is affected by a comparator that trun­cates the low-side switch on-time at the inductor cur­rent’s zero crossing. The zero-crossing comparator
differentially senses the inductor current across the
synchronous-rectifier MOSFET (Q2 in the Typical
Applications Circuit of Figure 8). Once V

PGND

- V

LX

drops below 5% of the current-limit threshold (2.5mV

for the default 50mV current-limit threshold), the com­parator forces DL low (Figure 1). This mechanism caus­es the threshold between pulse-skipping PFM and
nonskipping PWM operation to coincide with the
boundary between continuous and discontinuous
inductor-current operation (also known as the critical
conduction point). The load-current level at which
PFM/PWM crossover occurs, I

LOAD(SKIP)

, is equal to
half the peak-to-peak ripple current, which is a function
of the inductor value (Figure 2). This threshold is rela­tively constant, with only a minor dependence on the
input voltage (VIN):

where K is the on-time scale factor (see Table 1). For
example, in the Typical Applications Circuit of Figure 8
(K = 1.7µs, V

OUT

= 2.5V, VIN= 12V, and L = 1µH), the

pulse-skipping switchover occurs at:

The crossover point occurs at an even lower value if a
swinging (soft-saturation) inductor is used. The switching
waveforms can appear noisy and asynchronous when
light loading causes pulse-skipping operation, but this is
a normal operating condition that results in high light­load efficiency. Trade-offs in PFM noise vs. light-load
efficiency are made by varying the inductor value.
Generally, low inductor values produce a broader effi­ciency vs. load curve, while higher values result in higher
full-load efficiency (assuming that the coil resistance

MAX8632

Integrated DDR Power-Supply Solution for

Desktops, Notebooks, and Graphic Cards

______________________________________________________________________________________ 13

Table 1. Approximate K-Factor Errors

f

SW

VV

OUT DROP

=

tV V

()

ON IN DROP

+

+

1

2

I

LOAD SKIP

()

VK

⎛

=

⎜
⎝

×

OUT IN OUT

L

2

⎛

VV

-

⎞
⎟

⎜

⎠

V

⎝

IN

⎞
⎟

⎠

⎛

25 17

⎜
⎝

⎞

. .

VsHV

×

21

×

µ

µ

12 2

⎛
⎜

⎟

⎝

⎠

- .5V

12

V

⎞
⎟

⎠

168

=

.

A

TON SETTING

200

(TON = AV

(TON = open)

(TON = REF)

(TON = GND)

DD

300

450

600

TYPICAL

K-FACTOR

(µs)

5.0 ±10 3.15

)

3.3 ±10 3.47

2.2 ±12.5 4.13

1.7 ±12.5 5.61

K-FACTOR

ERROR

(%)

MINIMUM V

V

OUT

(h = 1.5; SEE THE

DROPOUT

PERFORMANCE

(BUCK) SECTION)

IN

= 2.5V

AT

1bios.ru

MAX8632

remains fixed) and less output voltage ripple. Penalties
for using higher inductor values include larger physical
size and degraded load-transient response, especially
at low input-voltage levels.

DC output accuracy specifications refer to the threshold
of the error comparator. When the inductor is in continu­ous conduction, the MAX8632 regulates the valley of the
output ripple, so the actual DC output voltage is higher
than the trip level by 50% of the output ripple voltage. In
discontinuous conduction (SKIP = GND and I

LOAD

<

I

LOAD(SKIP)

), the output voltage has a DC regulation
level higher than the error-comparator threshold by
approximately 1.5% due to slope compensation.

Forced-PWM Mode (

SKIP

= AVDD)

The low-noise forced-PWM mode (SKIP = AVDD) dis­ables the zero-crossing comparator, which controls the
low-side switch on-time. This forces the low-side gate­drive waveform to constantly be the complement of the
high-side gate-drive waveform, so the inductor current
reverses at light loads while DH maintains a duty factor
of V

OUT

/ VIN. Forced-PWM mode keeps the switching
frequency fairly constant. However, forced-PWM opera­tion comes at a cost where the no-load VDDbias cur­rent remains between 2mA and 20mA due to the
external MOSFET’s gate charge and switching frequen­cy. Forced-PWM mode is most useful for reducing
audio frequency noise, improving load-transient
response, and providing sink-current capability for
dynamic output-voltage adjustment.

Current-Limit Buck Regulator (ILIM)

Valley Current Limit

The current-limit circuit for the buck regulator portion of
the MAX8632 employs a unique “valley” current-sensing
algorithm that senses the voltage drop across LX and
PGND1 and uses the on-resistance of the rectifying
MOSFET (Q2 in the Typical Applications Circuit of
Figure 8) as the current-sensing element. If the magni­tude of the current-sense signal is above the valley cur­rent-limit threshold, the PWM controller is not allowed to
initiate a new cycle (Figure 4). With valley current-limit
sensing, the actual peak current is greater than the val­ley current-limit threshold by an amount equal to the
inductor current ripple. Therefore, the exact current-limit
characteristic and maximum load capability are a func­tion of the current-sense resistance, inductor value, and
input voltage. When combined with the undervoltage-

protection circuit, this current-limit method is effective in
almost every circumstance.

In forced-PWM mode, the MAX8632 also implements a
negative current limit to prevent excessive reverse induc­tor currents when the buck regulator output is sinking
current. The negative current-limit threshold is set to
approximately 120% of the positive current limit and
tracks the positive current limit when V

ILIM

is adjusted.
The current-limit threshold is adjusted with an external
resistor-divider at ILIM. A 2µA to 20µA divider current is
recommended for accuracy and noise immunity.

The current-limit threshold adjustment range is from
25mV to 200mV. In the adjustable mode, the current­limit threshold voltage (from PGND1 to LX) is precisely
1/10th the voltage seen at ILIM. The threshold defaults
to 50mV when ILIM is connected to AVDD. The logic
threshold for switchover to the 50mV default value is
approximately AVDD- 1V.

Carefully observe the PC board layout guidelines to
ensure that noise and DC errors do not corrupt the differ­ential current-sense signals seen between LX and GND.

POR, UVLO, and Soft-Start

Internal power-on reset (POR) occurs when AVDDrises
above approximately 2V, resetting the fault latch and
the soft-start counter, powering up the reference, and
preparing the buck regulator for operation. Until AV

DD

reaches 4.25V (typ), AVDDundervoltage-lockout

Integrated DDR Power-Supply Solution for
Desktops, Notebooks, and Graphic Cards

14 ______________________________________________________________________________________

Figure 2. Pulse-Skipping/Discontinuous Crossover Point

VIN - V

∆I
∆t

INDUCTOR CURRENT

ON-TIME0 TIME

OUT

=

L

I

PEAK

I

= I

PEAK

/ 2

LOAD

1bios.ru

(UVLO) circuitry inhibits switching. The controller
inhibits switching by pulling DH low and holding DL low
when OVP and shutdown discharge are disabled
(OVP/UVP = REF or GND) or forcing DL high when OVP
and shutdown discharge are enabled (OVP/UVP =
AVDDor OPEN). See Table 3 for a detailed truth table
for OVP/UVP and shutdown settings. When AVDDrises
above 4.25V, the controller activates the buck regulator
and initializes the internal soft-start.

The buck regulator’s internal soft-start allows a gradual
increase of the current-limit level during startup to
reduce the input surge currents. The MAX8632 divides
the soft-start period into five phases. During the first
phase, the controller limits the current limit to only 20%
of the full current limit. If the output does not reach reg­ulation within 425µs, soft-start enters the second phase,
and the current limit is increased by another 20%. This
process repeats until the maximum current limit is
reached, after 1.7ms, or when the output reaches the
nominal regulation voltage, whichever occurs first.
Adding a capacitor in parallel with the external ILIM
resistors creates a continuously adjustable analog soft­start function for the buck regulator’s output.

Soft-start in the LDO section can be realized by con­necting a capacitor between the SS pin and ground.
When VTT is turned off or placed in standby mode, or
during thermal shutdown of the LDOs, the SS capacitor
is discharged. When VTT is turned on or when the ther­mal limit is removed, an internal 4µA (typ) current
charges the SS capacitor. The resulting ramp voltage
on SS linearly increases the current-limit comparator
threshold to the VTT output, until full current limit is
attained when SS reaches approximately 1.6V. This
lowering of the current limit during startup limits the ini­tial inrush current peaks, particularly when driving
capacitors. Choose the value of the SS capacitor
appropriately to set the soft-start time window. Leave
SS floating to disable the soft-start feature.

MAX8632

Integrated DDR Power-Supply Solution for

Desktops, Notebooks, and Graphic Cards

______________________________________________________________________________________ 15

Figure 4. Valley Current-Limit Threshold

Figure 3. Adjustable Current-Limit Threshold

TO PWM

CONTROLLER

(SEE FIGURE 1)

1.0V

LX

I

PEAK

I

LOAD

INDUCTOR CURRENT

I

LIR

LIMIT

LOAD

2

I

LOAD(MAX)

I

LIM(VAL) =

0

TIME

1 - x I

()

MAX8632

C

REF

REF

R

A

C

ILIM

- 1V

V

DD

ILIM

R

B

1bios.ru

MAX8632

Power-OK (POK1)

POK1 is an open-drain output for a window comparator
that continuously monitors V

OUT

. POK1 is actively held

low when SHDN is low and during the buck regulator
output’s soft-start. After the digital soft-start terminates,
POK1 becomes high impedance as long as the output
voltage is within ±10% of the nominal regulation voltage
set by FB. When V

OUT

drops 10% below or rises 10%
above the nominal regulation voltage, the MAX8632
pulls POK1 low. Any fault condition forces POK1 low
until the fault latch is cleared by toggling SHDN or
cycling AVDDpower below 1V. For logic-level output
voltages, connect an external pullup resistor between
POK1 and AVDD. A 100kΩ resistor works well in most
applications. Note that the POK1 window detector is
completely independent of the overvoltage- and under­voltage-protection fault detectors and the state of VTTS
and VTTR.

SHDN

and Output Discharge

The SHDN input corresponds to the buck regulator and
places the buck regulator’s portion of the IC in a low­power mode (see the Electrical Characteristics table).
SHDN is also used to reset a fault signal such as an
overvoltage or undervoltage fault.

When output discharge is enabled, (OVP/UVP = AV

DD

or open) and SHDN is pulled low, or if UVP is enabled
(OVP/UVP = AVDD) and V

OUT

falls to 70% of its regula­tion set point, the MAX8632 discharges the buck regu­lator output (through the OUT input) through an internal
10Ω switch to ground. While the output is discharging,
DL is forced low and the PWM controller is disabled but
the reference remains active to provide an accurate
threshold. Once the output voltage drops below 0.1V,
the MAX8632 shuts down the reference and DL
remains low.

When output discharge is disabled (OVP/UVP = REF or
GND), the controller does not actively discharge the
buck output and the DL driver remains low. Under these
conditions, the buck output discharge rate is determined

by the load current and its output capacitance. The buck
regulator detects and latches the discharge-mode state
set by the OVP/UVP setting on startup.

When OUT is discharging, both VTT and VTTR outputs
remain alive and continue to track REFIN until OUT
drops to 0.1V.

STBY

The STBY input is an active-low input that is used to
shut down only the VTT output. When STBY is low, VTT
is high impedance.

Power-OK (POK2)

POK2 is the open-drain output for a window compara­tor that continuously monitors the VTTS input and VTTR
output. POK2 is pulled low when REFIN is less than

0.8V. POK2 is high impedance as long as the output
voltage is within ±10% of the nominal regulation voltage
as set by REFIN. When V

VTTS

or V

VTTR

rises 10%
above or 10% below its nominal regulation voltage, the
MAX8632 pulls POK2 low. For logic-level output volt­ages, connect an external pullup resistor between
POK2 and AVDD. A 100kΩ resistor works well in most
applications.

Current Limit (LDO for VTT

and VTTR Buffer)

The VTT output is a linear regulator that regulates the
input (VTTI) to half the V

REFIN

voltage. The feedback
point for VTT is at the VTTS input (Figure 1). VTT is
capable of sinking and sourcing at least 1.5A of continu­ous current and 3A peak current. The current limit for
VTT and VTTR is typically ±5A and ±32mA, respective­ly. When the current limit for either output is reached,
the outputs regulate the current, not the voltage.

Fault Protection

The MAX8632 provides overvoltage/undervoltage fault
protection in the buck controller. Select OVP/UVP to
enable and disable fault protection as shown in Table 3.
Once activated, the controller continuously monitors the
output for undervoltage and overvoltage fault conditions.

Integrated DDR Power-Supply Solution for
Desktops, Notebooks, and Graphic Cards

16 ______________________________________________________________________________________

Table 2. Shutdown and Standby Control Logic

*For DDR application, this is referred as S0 state, where all outputs are on.
**For DDR application, this is referred as S3 state, where V

DDQ

and VTTR are kept on, but VTT is turned off (high impedance).
***For DDR application, this is referred as S4/S5 states, where all outputs are off. Discharge mode should be selected (OVP/UVP =
AVDDor OPEN, see Table 3) to discharge the outputs.

SHDN STBY BUCK OUTPUT (V

AVDD*AV

AVDD** GND** ON OFF (high impedance) ON

GND*** X OFF OFF (tracking 0.5 REFIN) OFF (tracking 0.5 REFIN)

) VTT VTTR

DDQ

*ON ON ON

DD

1bios.ru

Overvoltage Protection (OVP)

When the output voltage rises above 116% of the nomi­nal regulation voltage and OVP is enabled (OVP/UVP =
AVDDor open), the OVP circuit sets the fault latch,
shuts down the PWM controller, and immediately pulls
DH low and forces DL high. This turns on the synchro­nous-rectifier MOSFET (Q2 in the Typical Applications
Circuit of Figure 8) with a 100% duty cycle, rapidly dis­charging the output capacitor and clamping the output
to ground. Once the output reaches 0.1V, DL is
switched off, preventing the possibility of a negative
voltage on the output. Toggle SHDN or cycle AV

DD

below 1V to clear the fault latch and restart the con­troller. OVP is disabled when OVP/UVP is connected to
REF or GND (see Table 3). OVP only applies to the
buck output. The VTT and VTTR outputs do not have
overvoltage protection.

Undervoltage Protection (UVP)

When the output voltage drops below 70% of its regula­tion voltage while UVP is enabled, the controller sets
the fault latch and begins the discharge mode (see the
SHDN and Output Discharge section). When the output
voltage drops to 0.1V, the synchronous rectifier (Q2 in
the Typical Applications Circuit) turns on and clamps
the buck output to GND. UVP is ignored for at least
10ms (min) after startup or after a rising edge on
SHDN. Toggle SHDN or cycle AV

DD

power below 1V to
clear the fault latch and restart the controller. UVP is
disabled when OVP/UVP is left open or connected to
GND (see Table 3). UVP only applies to the buck out­put. The VTT and VTTR outputs do not have undervolt­age protection.

Thermal Fault Protection

The MAX8632 features two thermal-fault-protection cir­cuits. One monitors the buck-regulator portion of the IC
and the other monitors the linear regulator (VTT) and
the reference buffer output (VTTR). When the junction
temperature of the buck-regulator portion of the
MAX8632 rises above +160°C, a thermal sensor acti­vates the fault latch, pulls POK1 low, and shuts down
the buck-controller output using discharge mode
regardless of the OVP/UVP setting. Toggle SHDN or
cycle AVDDbelow 1V to reactivate the controller after
the junction temperature cools by 15°C. If the VTT and
VTTR regulator portion of the IC has its die temperature
rise above +160°C, then VTT and VTTR shut off, go
high impedance, and restart after the die portion of the
IC cools by 15°C. Both thermal faults are independent.
For example, if the VTT output is overloaded to the
point that it triggers its thermal fault, the buck regulator
continues to function.

Design Procedure

Firmly establish the input voltage range (VIN) and maxi­mum load current (I

LOAD

) in the buck regulator before
choosing a switching frequency and inductor operating
point (ripple current ratio or LIR). The primary design
trade-off lies in choosing a good switching frequency
and inductor operating point, and the following four fac­tors dictate the rest of the design:

• Input Voltage Range. The maximum value (V

IN(MAX)

)
must accommodate the worst-case voltage. The mini­mum value (V

IN(MIN)

) must account for the lowest
voltage after drops due to connectors and fuses. If
there is a choice, lower input voltages result in better
efficiency.

MAX8632

Integrated DDR Power-Supply Solution for

Desktops, Notebooks, and Graphic Cards

______________________________________________________________________________________ 17

Table 3. OVP/UVP Fault Protection

OVP/UVP DISCHARGE UVP PROTECTION OVP PROTECTION

AV

OPEN

REF

GND

DD

Yes.

Output is discharged through an

internal 10Ω resistance.

Yes.

Output is discharged through an

internal 10Ω resistance.

No.

DL forced low when SHDN is low.

No.

DL forced low when SHDN is low.

Enabled Enabled

Disabled Enabled

Enabled Disabled

Disabled Disabled

1bios.ru

MAX8632

• Maximum Load Current. There are two values to con­sider. The peak load current (I

PEAK

) determines the
instantaneous component stresses and filtering
requirements and thus drives output capacitor selec­tion, inductor saturation rating, and the design of the
current-limit circuit. The continuous load current
(I

LOAD

) determines the thermal stresses and thus
drives the selection of input capacitors, MOSFETs,
and other critical heat-contributing components.

• Switching Frequency. This choice determines the
basic trade-off between size and efficiency. The opti­mal frequency is largely a function of maximum input
voltage, due to MOSFET switching losses proportion­al to frequency and V

IN

2

. The optimum frequency is
also a moving target due to rapid improvements in
MOSFET technology that are making higher frequen­cies more practical.

• Inductor Operating Point. This choice provides trade­offs: size vs. efficiency and transient response vs. out­put ripple. Low inductor values provide better
transient response and smaller physical size but also
result in lower efficiency and higher output ripple due
to increased ripple currents. The minimum practical
inductor value is one that causes the circuit to operate
at the edge of critical conduction (where the inductor
current just touches zero with every cycle at maximum
load). Inductor values lower than this grant no further
size-reduction benefit. The optimum operating point is
usually found between 20% and 50% ripple current.
When pulse skipping (SKIP = low at light loads), the
inductor value also determines the load-current value
at which PFM/PWM switchover occurs.

Setting the Output Voltage (Buck)

Preset Output Voltages

The MAX8632 dual-mode operation allows the selection
of common voltages without requiring external compo­nents (Figure 5). Connect FB to GND for a fixed 2.5V
output, to AVDDfor a fixed 1.8V output, or connect FB
directly to OUT for a fixed 0.7V output.

Setting the Buck Regulator Output (V

OUT

) with a

Resistive Voltage-Divider at FB

The buck-regulator output voltage can be adjusted from

0.7V to 5.5V using a resistive voltage-divider (Figure 6).

The MAX8632 regulates FB to a fixed reference voltage
(0.7V). The adjusted output voltage is:

where V

FB

is 0.7V, RCand RDare shown in Figure 6,

and V

RIPPLE

is:

Setting the VTT and VTTR Voltages (LDO)

The termination power-supply output (VTT) can be set by
two different methods. First, the VTT output can be con­nected directly to the VTTS input to force VTT to regulate
to V

REFIN

/ 2. Secondly, VTT can be forced to regulate

higher than V

REFIN

/ 2 by connecting a resistive divider

from VTT to VTTS. The maximum value for VTT is V

VTTI

-

V

DROPOUT

where V

DROPOUT

= I

VTT

× 0.3Ω (max) at T

A

= +85°C.

The termination reference voltage (VTTR) tracks 0.5
V

REFIN

.

Inductor Selection (Buck)

The switching frequency and inductor operating point
determine the inductor value as follows:

For example: I

LOAD(MAX)

= 12A, VIN= 12V, V

OUT

=

2.5V, fSW= 600kHz, 30% ripple current or LIR = 0.3:

Integrated DDR Power-Supply Solution for
Desktops, Notebooks, and Graphic Cards

18 ______________________________________________________________________________________

Figure 5. Dual-Mode Feedback Decoder

VV

=+

OUT FB

⎛
⎜

⎝

⎞

R
R

V

C

D

RIPPLE

+1

⎟
⎠

2

V LIR I R

RIPPLE LOAD MAX ESR

=× ×

()

L

=

L

=

12 600 12 0 3

FB

REF (2.0V)

0.1V

VVV

-

()

OUT IN OUT

V f I LIR

×× ×

IN SW LOAD MAX

VV

. (

25 12

V kHz A

.

×××

TO

ERROR

AMPLIFIER

()

- 2.5V)

≈

MAX8632

H

1

µ

OUT

1.8V

(FIXED)

2.5V

(FIXED)

1bios.ru

Find a low-loss inductor with the lowest possible DC
resistance that fits in the allotted dimensions. Ferrite
cores are often the best choice, although powdered
iron is inexpensive and can work well at frequencies up
to 200kHz. The core must be large enough not to satu­rate at the peak inductor current (I

PEAK

):

Most inductor manufacturers provide inductors in stan­dard values, such as 1.0µH, 1.5µH, 2.2µH, 3.3µH, etc.
Also look for nonstandard values, which can provide a
better compromise in LIR across the input voltage range.
If using a swinging inductor (where the no-load induc­tance decreases linearly with increasing current), evalu­ate the LIR with properly scaled inductance values.

Input Capacitor Selection (Buck)

The input capacitor must meet the ripple current
requirement (I

RMS

) imposed by the switching currents:

I

RMS

has a maximum value of I

LOAD

/ 2 when VIN= 2 ×

V

OUT

. For most applications, nontantalum capacitors
(ceramic, aluminum, POS, or OSCON) are preferred
due to their resistance to power-up surge currents typi­cal of systems with a mechanical switch or connector in
series with the input. If the MAX8632 is operated as the

second stage of a two-stage power conversion system,
tantalum input capacitors are acceptable. In either con­figuration, choose a capacitor that has less than 10°C
temperature rise at the RMS input current for optimal
reliability and lifetime.

Output Capacitor Selection (Buck)

The output filter capacitor must have low enough equiv­alent series resistance (R

ESR

) to meet output ripple and
load-transient requirements, yet have high enough ESR
to satisfy stability requirements.

For processor core voltage converters and other appli­cations in which the output is subject to violent load
transients, the output capacitor’s size depends on how
much R

ESR

is needed to prevent the output from dip­ping too low under a load transient. Ignoring the sag
due to finite capacitance:

In applications without large and fast load transients,
the output capacitor’s size often depends on how much
R

ESR

is needed to maintain an acceptable level of out­put voltage ripple. The output ripple voltage of a step­down controller is approximately equal to the total
inductor ripple current multiplied by the output capaci­tor’s R

ESR

. Therefore, the maximum R

ESR

required to

meet ripple specifications is:

The actual capacitance value required relates to the
physical size needed to achieve low ESR, as well as to
the chemistry of the capacitor technology. Thus, the
capacitor is usually selected by ESR and voltage rating
rather than by capacitance value (this is true of tanta­lums, OSCONs, polymers, and other electrolytics).

When using low-capacity filter capacitors, such as
ceramic capacitors, size is usually determined by the
capacity needed to prevent V

SAG

and V

SOAR

from
causing problems during load transients. Generally,
once enough capacitance is added to meet the over­shoot requirement, undershoot at the rising load edge
is no longer a problem (see the V

SAG

and V

SOAR

equa­tions in the Transient Response (Buck) section).
However, low-capacity filter capacitors typically have
high-ESR zeros that can affect the overall stability (see
the Stability Requirements section).

MAX8632

Integrated DDR Power-Supply Solution for

Desktops, Notebooks, and Graphic Cards

______________________________________________________________________________________ 19

Figure 6. Setting V

OUT

with a Resistive Voltage-Divider

V

OUT

C

OUT

R

C

R

D

MAX8632

LX

DL

PGND1

GND

OUT

FB

L

Q2

II

=+

PEAK LOAD MAX

()

⎛

1

⎜
⎝

LIR

2

⎞
⎟

⎠

R

ESR

≤

∆

V

STEP

I

LOAD MAX

()

V

R

ESR

≤

RIPPLE

I LIR

()

LOAD MAX

×

II

=

RMS LOAD

VVV

OUT IN OUT

-

()

V

IN

1bios.ru

MAX8632

Stability Requirements

For Quick-PWM controllers, stability is determined by
the value of the ESR zero relative to the switching fre­quency. The boundary of instability is given by the fol­lowing equation:

If C

OUT

consists of multiple same-value capacitors, as

in the Typical Applications Circuit of Figure 8, the f

ESR

remains the same as that of a single capacitor.

For a typical 600kHz application, the ESR zero frequen­cy must be well below 190kHz, preferably below
100kHz. Two 150µF/4V Sanyo POS capacitors are used
to provide 12mΩ (max) of R

ESR

. This results in a zero at

42kHz, well within the bounds of stability.

Do not put high-value ceramic capacitors directly
across the feedback sense point without taking precau­tions to ensure stability. Large ceramic capacitors can
have a high-ESR zero frequency and cause erratic,
unstable operation. However, it is easy to add enough
series resistance by placing the capacitors a couple of
inches downstream from the feedback sense point,
which should be as close as possible to the inductor.

Unstable operation manifests itself in two related but
distinctly different ways: double pulsing and fast-feed­back loop instability. Double pulsing occurs due to
noise on the output or because the ESR is so low that
there is not enough voltage ramp in the output voltage
signal. This “fools” the error comparator into triggering
a new cycle immediately after the 400ns minimum off­time period has expired.

Double pulsing is more annoying than harmful, result­ing in nothing worse than increased output ripple.
However, it can indicate the possible presence of loop
instability due to insufficient ESR. Loop instability can
result in oscillations at the output after line or load
steps. Such perturbations are usually damped but can
cause the output voltage to rise above or fall below the
tolerance limits. The easiest method for checking stabil­ity is to apply a very fast zero-to-max load transient and
carefully observe the output-voltage-ripple envelope for
overshoot and ringing. It can help to simultaneously
monitor the inductor current with an AC current probe.
Do not allow more than one cycle of ringing after the
initial step-response under/overshoot.

VTT Output Capacitor Selection (LDO)

A minimum value of 20µF is needed to stabilize the VTT
output. This value of capacitance limits the regulator’s
unity-gain bandwidth frequency to approximately 1.8MHz
(typ) to allow adequate phase margin for stability. To
keep the capacitor acting as a capacitor within the regu­lator’s bandwidth, it is important that ceramic caps with
low ESR and ESL be used.

Since the gain bandwidth is also determined by the
transconductance of the output FETs, which increases
with load current, the output capacitor may need to be
greater than 20µF if the load current exceeds 1.5A, but
can be smaller than 20µF if the maximum load current
is less than 1.5A. As a guideline, choose the minimum
capacitance and maximum ESR for the output capaci­tor using the following:

R

ESR

value is measured at the unity-gain-bandwidth

frequency given by approximately:

Once these conditions for stability are met, additional
capacitors, including those of electrolytic and tantalum
types, can be connected in parallel to the ceramic
capacitor (if desired) to further suppress noise or volt­age ripple at the output.

VTTR Output Capacitor Selection (LDO)

The VTTR buffer is a scaled-down version of the VTT
regulator, with much smaller output transconductance.
Its compensation cap can therefore be smaller, and its
ESR larger, than what is required for its larger counter­part. For typical applications requiring load current up
to ±15mA, a ceramic cap with a minimum value of 1µF
is recommended (R

ESR

< 0.3Ω). Connect this cap

between VTTR and the analog ground plane.

VTTI Input Capacitor Selection (LDO)

Both the VTT and VTTR output stages are powered
from the same VTTI input. Their output voltages are ref­erenced to the same REFIN input. The value of the VTTI
bypass capacitor is chosen to limit the amount of rip­ple/noise at VTTI, or the amount of voltage dip during a
load transient. Typically VTTI is connected to the output
of the buck regulator, which already has a large bulk

Integrated DDR Power-Supply Solution for
Desktops, Notebooks, and Graphic Cards

20 ______________________________________________________________________________________

f

SW

≤

π

RC

××

π12

ESR OUT

f

ESR

=

f

ESR

where

:

CF

OUT MIN

Rm

ESR MAX

=×

_

_

f

GBW

20

=×

5

=×

C

µ

36

OUT

I

LOAD

.

15

A

.

15

I

LOAD

I

LOAD

.

15

A

A

Ω

1bios.ru

capacitor. Nevertheless, a ceramic capacitor of at least
10µF must be used and must be added and placed as
close as possible to the VTTI pin. This value must be
increased with larger load current, or if the trace from
the VTTI pin to the power source is long and has signifi­cant impedance. Furthermore, to prevent undesirable
VTTI bounce from coupling back to the REFIN input
and possibly causing instability in the loop, the REFIN
pin should ideally tap its signal from a separate low­impedance DC source rather than directly from the
VTTI input. If the latter is unavoidable, increase the
amount of bypass capacitance at the VTTI input and
add additional bypass at the REFIN pin.

MOSFET Selection (Buck)

The MAX8632 drives external, logic-level, n-channel
MOSFETs as the circuit-switch elements. The key
selection parameters:

On-resistance (R

DS(ON)

): the lower, the better.

Maximum drain-to-source voltage (V

DSS

): should be

at least 20% higher than input supply rail at the high­side MOSFET’s drain.

Gate charges (QG, QGD, QGS): the lower the better.

Choose MOSFETs with rated R

DS(ON)

at VGS= 4.5V.
For a good compromise between efficiency and cost,
choose the high-side MOSFET that has a conduction
loss equal to its switching loss at nominal input voltage
and maximum output current (see below). For the low­side MOSFET, make sure that it does not spuriously
turn on because of dV/dt caused by the high-side
MOSFET turning on, as this results in shoot-through
current degrading efficiency. MOSFETs with a lower
Q

GD

to QGSratio have higher immunity to dV/dt.

For proper thermal-management design, calculate the
power dissipation at the desired maximum operating
junction temperature, maximum output current, and
worst-case input voltage. For the low-side MOSFET, the
worst case is at V

IN(MAX)

. For the high-side MOSFET,

the worst case could be at either V

IN(MIN)

or V

IN(MAX)

.
The high-side MOSFET and low-side MOSFET have dif­ferent loss components due to the circuit operation.
The low-side MOSFET operates as a zero-voltage
switch; therefore, major losses are:

• The channel-conduction loss (P

LSCC

)

• The body-diode conduction loss (P

LSDC

)

• The gate-drive loss (P

LSDR

):

Use R

DS(ON)

at T

J(MAX)

:

where VFis the body-diode forward-voltage drop, tDTis
the dead time (≈30ns), and fSWis the switching fre­quency. Because of the zero-voltage switch operation,
the low-side MOSFET gate-drive loss occurs as a result
of charging and discharging the input capacitance,
(C

ISS

). This loss is distributed among the average DL

gate-driver’s pullup and pulldown resistance, R

DL

(≈1Ω), and the internal gate resistance (R

GATE

) of the

MOSFET (≈2Ω). The drive power dissipated is given by:

The high-side MOSFET operates as a duty-cycle control

switch and has the following major losses:

• The channel-conduction loss (P

HSCC

)

• The VI overlapping switching loss (P

HSSW

)

• The drive loss (P

HSDR

)

(The high-side MOSFET does not have body-diode
conduction loss because the diode never conducts
current):

Use R

DS(ON)

at T

J(MAX)

:

where I

GATE

is the average DH-driver output current

determined by:

where RDHis the high-side MOSFET driver’s on-resis­tance (1Ω typ) and R

GATE

is the internal gate resis-

tance of the MOSFET (≈2Ω):

MAX8632

Integrated DDR Power-Supply Solution for

Desktops, Notebooks, and Graphic Cards

______________________________________________________________________________________ 21

⎛

P

LSCC

=

V

-

⎜
⎝

OUT

V

IN

⎞

××1

IR

⎟
⎠

2

LOAD DS ON

()

PIVtf

=×××2

LSDC LOAD F DT SW

PCVf

=× ××

LSDR ISS GS SW

2

R

RR

GATE DL

V

P

HSCC

PVIf

HSSW IN LOAD SW

=× ××

I

OUT

=× ×

V

IN

=

()

GATE ON

2

IR

LOAD DS ON

QQ

GS GD

I

25

.

V

+

RR

DH GATE

PQVf

HSDR G GS SW

=×××

R

RR

GATE DH

GATE

+

()

+

GATE

GATE

+

1bios.ru

MAX8632

where VGS= VDD= 5V. In addition to the losses above,
allow about 20% more for additional losses because of
MOSFET output capacitances and low-side MOSFET
body-diode reverse-recovery charge dissipated in the
high-side MOSFET that is not well defined in the
MOSFET data sheet. Refer to the MOSFET data sheet
for thermal-resistance specifications to calculate the PC
board area needed to maintain the desired maximum
operating junction temperature with the above-calculat­ed power dissipations. To reduce EMI caused by
switching noise, add a 0.1µF ceramic capacitor from the
high-side switch drain to the low-side switch source, or
add resistors in series with DH and DL to slow down the
switching transitions. Adding series resistors increases
the power dissipation of the MOSFET, so ensure that
this does not overheat the MOSFET.

MOSFET Snubber Circuit (Buck)

Fast switching transitions cause ringing because of a
resonating circuit formed by the parasitic inductance
and capacitance at the switching nodes. This high-fre­quency ringing occurs at LX’s rising and falling transi­tions and can interfere with circuit performance and
generate EMI. To dampen this ringing, an optional
series RC snubber circuit is added across each switch.
Below is a simple procedure for selecting the value of
the series RC of the snubber circuit:

1) Connect a scope probe to measure VLXto PGND1,
and observe the ringing frequency, fR.

2) Estimate the circuit parasitic capacitance (C

PAR

) at
LX by first finding a capacitor value, which, when
connected from LX to PGND1, reduces the ringing
frequency by half. C

PAR

can then be calculated as

1/3rd the value of the capacitor value found.

3) Estimate the circuit parasitic inductance (L

PAR

) from

the equation:

4) Calculate the resistor for critical dampening (R

SNUB

)

from the equation: R

SNUB

= 2π×fRx L

PAR

. Adjust
the resistor value up or down to tailor the desired
damping and the peak voltage excursion.

5) The capacitor (C

SNUB

) should be at least 2 to 4

times the value of C

PAR

to be effective.

The power loss of the snubber circuit (P

RSNUB

) is dissi-

pated in the resistor and can be calculated as:

where VINis the input voltage and fSWis the switching
frequency. Choose an R

SNUB

power rating that meets
the specific application’s derating rule for the power
dissipation calculated.

Setting the Current Limit (Buck)

The current-sense method used in the MAX8632 makes
use of the on-resistance (R

DS(ON)

) of the low-side

MOSFET (Q2 in the Typical Applications Circuit of Figure

8). When calculating the current limit, use the worst-case
maximum value for R

DS(ON)

from the MOSFET data

sheet, and add some margin for the rise in R

DS(ON)

with
temperature. A good general rule is to allow 0.5% addi­tional resistance for each 1°C of temperature rise.

The minimum current-limit threshold must be great
enough to support the maximum load current when the
current limit is at the minimum tolerance value. The val­ley of the inductor current occurs at I

LOAD(MAX)

minus

half the ripple current; therefore:

where I

LIM(VAL)

equals the minimum valley current-limit
threshold voltage divided by the on-resistance of Q2
(R

DS(ON)Q2

). For the 50mV default setting, connect ILIM
to AVDD. In adjustable mode, the valley current-limit
threshold is precisely 1/10th* the voltage seen at ILIM.
For an adjustable threshold, connect a resistive divider
from REF to GND with ILIM connected to the center tap.
The external 250mV to 2V adjustment range corresponds
to a 25mV to 200mV valley current-limit threshold. When
adjusting the current limit, use 1% tolerance resistors and
a divider current of approximately 10µA to prevent signifi­cant inaccuracy in the valley current-limit tolerance.

Foldback Current Limit

Alternately, foldback current limit can be implemented
if the UVP latch option is not available. Foldback cur­rent limit reduces the power dissipation of external
components so they can withstand indefinite overload
and short circuit, with automatic recovery after the over­load or short circuit is removed. To implement foldback
current limit, connect a resistor from V

OUT

to ILIM (R6
in Figure 7 and in the Typical Applications Circuit of
Figure 8), in addition to the resistor-divider network (R4

Integrated DDR Power-Supply Solution for
Desktops, Notebooks, and Graphic Cards

22 ______________________________________________________________________________________

*In the negative direction, the adjustable current limit is typically

-1/8th the voltage seen at ILIM.

L

=

PAR

()

1

22π

×

×

fC

R PAR

PCVf

RSNUB SNUB IN SW

=××

2

II

LIM VAL LOAD MAX

() ( )

-

I LIR

⎛

LOAD MAX

()

⎜
⎝

2

>×

⎞
⎟

⎠

1bios.ru

and R5) used for setting the adjustable current limit as
shown in Figure 7.

The following is a procedure for calculating the value of
R4, R5, and R6:

1) Calculate the voltage, V

ILIM(NOM)

, required at ILIM

when the output voltage is at nominal:

2) Pick a percentage of foldback, PFB, from 15%
to 40%.

3) Calculate the voltage, V

ILIM(0V)

, when the output is

shorted (0V):

4) The value for R4 can be calculated as:

5) The parallel combination of R5 and R6, denoted
R56, is calculated as:

6) Then R6 can be calculated as:

7) Then R5 is calculated as:

Boost-Supply Diode and

Capacitor Selection (Buck)

A low-current Schottky diode, such as the CMDSH-3
from Central Semiconductor, works well for most appli­cations. Do not use large-power diodes, because high­er junction capacitance can charge up the voltage at
BST to the LX voltage and this exceeds the absolute
maximum rating of 6V. The boost capacitor should be

0.1µF to 4.7µF, depending on the input and output volt­ages, external components, and PC board layout. The
boost capacitance should be as large as possible to
prevent it from charging to excessive voltage, but small
enough to adequately charge during the minimum low­side MOSFET conduction time, which happens at maxi­mum operating duty cycle (this occurs at minimum
input voltage). In addition, ensure that the boost capac­itor does not discharge to below the minimum gate-to­source voltage required to keep the high-side MOSFET
fully enhanced for lowest on-resistance. This minimum
gate-to-source voltage (V

GS(MIN)

) is determined by:

where V

DD

is 5V, QGis the total gate charge of the

high-side MOSFET, and C

BOOST

is the boost-capacitor

value where C

BOOST

is C7 in the Typical Applications

Circuit (Figure 8).

MAX8632

Integrated DDR Power-Supply Solution for

Desktops, Notebooks, and Graphic Cards

______________________________________________________________________________________ 23

Figure 7. Foldback Current Limit

VI

ILIM NOM LOAD MAX

() ()

MAX8632

=× ×

10 1

VPV

ILIM V FB ILIM NOM() ( )

0

R

4

R

R

×

DS ON Q

()

=×

VV

2

-

=

=

REF

ILIM V

10

µ

⎛

V

2

⎜

A

10

µ

⎝

LIR

⎛

-

⎜
⎝

2

2

0

()

A

⎞

R56

- 4

⎟
⎠

V

OUT

C

REF

R5

R4

⎞
⎟

⎠

R

6

=

⎡
⎢
⎢
⎢

⎣

-- 4-

VV V R

()

OUT ILIM NOM ILIM V

()

VVR

()

() ()

ILIM NOM ILIM V

()

VRR

OUT

R

5

=

4 5

××

() ()

−

RR

656

×

RR

656

-

6

0

×

0

56

⎤

×

⎥
⎥
⎥

⎦

VVx

GS MIN DD

=

()

Q

G

C

BOOST

ILIM

R6

GND

1bios.ru

MAX8632

Transient Response (Buck)

The inductor ripple current also affects transient­response performance, especially at low VIN- V

OUT

dif­ferentials. Low inductor values allow the inductor
current to slew faster, replenishing charge removed
from the output filter capacitors by a sudden load step.
The output sag is also a function of the maximum duty
factor, which can be calculated from the on-time and
minimum off-time:

where t

OFF(MIN)

is the minimum off-time (see the

Electrical Characteristics) and K is from Table 1.

Integrated DDR Power-Supply Solution for
Desktops, Notebooks, and Graphic Cards

24 ______________________________________________________________________________________

Figure 8. Typical Applications Circuit

VTT

/

±1.5A

1.25V

VTTR

/

10mA

1.25V

R2

100kΩ

POK1

POK2 POK2

R3
100kΩ

C10

0.22µF

R5

47.5kΩ

10µF

C4
20µF

3.9nF

R6

20Ω

REFIN

R4
100kΩ

VTTI

VTT

VTTS

PGND2

VTTR

OVP/UVP

POK1

SKIP

TON
GND

SS

REF

ILIM

FB

OUT

MAX8632

C2

C6
1µF

C9

C1

0.1µF

AV

V

BST

PGND1

SHDN

STBY

TP0

V

DH

C3

1µF

DD

R1
10Ω

DD

D1
CMDSH-3

IN

C7

0.22µF

LX

DL

C5

4.7µF

C8

2 x 10µF

Q1
IRF7821
n-CHANNEL
30V, 9mΩ

L1

TOKO FDA1254-1R0M

1.0µH, 21A, 1.6mΩ

Q2

IRF7832

n-CHANNEL

30V,5mΩ

ON

OFF

C14
470µF
(OPTIONAL)

5V
BIAS
SUPPLY

(4.5V TO 28V)

V

IN

C12
150µF

C11
150µF

C11, C12 (150µF, 4V,

25mΩ, LOW-ESR POS

CAPACITOR (D2E)

SANYO 4TPE150M

C13
1µF

2.5V

/

12A

⎡

VK

×

OUT

⎢

V

IN

⎣

-

V

IN

×

+

+

t

OFF MIN

t

OFF MIN

V

=

SAG

LI

×

∆

LOAD MAX

2

×

CV

OUT OUT

2

() ()

⎡

VV K

()

IN OUT

⎢
⎢

⎣

⎤
⎥
⎦

⎤
⎥

()

⎥

⎦

1bios.ru

The overshoot during a full-load to no-load transient
due to stored inductor energy can be calculated as:

Applications Information

Dropout Performance (Buck)

The output-voltage adjustable range for continuous­conduction operation is restricted by the nonadjustable
minimum off-time one-shot. For best dropout perfor­mance, use the slower (200kHz) on-time setting. When
working with low input voltages, the duty-factor limit
must be calculated using worst-case values for on- and
off-times. Manufacturing tolerances and internal propa­gation delays introduce an error to the TON K-factor.
This error is greater at higher frequencies (see Table

1). Also, keep in mind that transient-response perfor­mance of buck regulators operated too close to
dropout is poor, and bulk output capacitance must
often be added (see the V

SAG

equation in the Design

Procedure section).

The absolute point of dropout is when the inductor cur­rent ramps down during the minimum off-time (∆I

DOWN

)

as much as it ramps up during the on-time (∆IUP). The
ratio h = ∆IUP/ ∆I

DOWN

indicates the controller’s ability
to slew the inductor current higher in response to
increased load, and must always be greater than 1. As
h approaches 1, the absolute minimum dropout point,
the inductor current cannot increase as much during
each switching cycle, and V

SAG

greatly increases,

unless additional output capacitance is used.

A reasonable minimum value for h is 1.5, but adjusting
this up or down allows trade-offs between V

SAG

, output
capacitance, and minimum operating voltage. For a
given value of h, the minimum operating voltage can be
calculated as:

where V

DROP1

and V

DROP2

are the parasitic voltage
drops in the discharge and charge paths (see the On-
Time One-Shot (TON) section), t

OFF(MIN)

is from the
Electrical Characteristics, and K is taken from Table 1.
The absolute minimum input voltage is calculated with
h = 1.

If the calculated V

IN(MIN)

is greater than the required
minimum input voltage, then the operating frequency
must be reduced or output capacitance added to
obtain an acceptable V

SAG

. If operation near dropout is

anticipated, calculate V

SAG

to be sure of adequate

transient response.

A dropout design example follows:

V

OUT

= 2.5V

fSW= 600kHz

K = 1.7µs

t

OFF(MIN)

= 450ns

V

DROP1

= V

DROP2

= 100mV

h = 1.5

Voltage Positioning (Buck)

In applications where fast-load transients occur, the
output voltage changes instantly by R

ESR

× C

OUT

×

∆I

LOAD

. Voltage positioning allows the use of fewer out­put capacitors for such applications, and maximizes
the output-voltage AC and DC tolerance window in
tight-tolerance applications.

Figure 9 shows the connection of OUT and FB in a volt­age-positioned circuit. In nonvoltage-positioned cir­cuits, the MAX8632 regulates at the output capacitor. In
voltage-positioned circuits, the MAX8632 regulates on
the inductor side of the voltage-positioning resistor.
V

OUT

is reduced to:

PC Board Layout Guidelines

Careful PC board layout is critical to achieve low
switching losses and clean, stable operation. The
switching power stage requires particular attention. If
possible, mount all the power components on the top
side of the board, with their ground terminals flush
against one another. Follow these guidelines for good
PC board layout:

• Keep the high-current paths short, especially at the

ground terminals. This practice is essential for sta­ble, jitter-free operation.

• Keep the power traces and load connections short.

This practice is essential for high efficiency. Using

V

MAX8632

Integrated DDR Power-Supply Solution for

Desktops, Notebooks, and Graphic Cards

______________________________________________________________________________________ 25

V

SOAR

IL

∆

LOAD MAX

=

CV

××

2

OUT OUT

2

()

×

⎡
⎢

VV

V

IN MIN

⎢
⎢
⎢

1-

⎢
⎣

+

OUT DROP

ht

×

⎛

OFF MIN

⎜
⎝

K

⎤
⎥
⎥

1

⎞

()

⎟
⎠

VV

+

DROP DROP()

⎥
⎥
⎥

⎦

-

=

21

V

IN MIN()

⎡
⎢
⎢
⎢
⎢
⎢

⎣

VV

. .

+

25 01

⎛

.

×

1 5 450

1

-

⎜

.

17

⎝

µ

⎤
⎥
⎥

VV

. . .=

+=

01 01 43

⎥

⎞

ns

⎥

⎟

s

⎠

⎥

⎦

-

VV RI

OUT VPS OUT NO LOAD POS LOAD() (_ )

=× -

1bios.ru

MAX8632

thick copper PC boards (2oz vs. 1oz) can enhance
full-load efficiency by 1% or more. Correctly routing
PC board traces is a difficult task that must be
approached in terms of fractions of centimeters,
where a single mΩ of excess trace resistance caus­es a measurable efficiency penalty.

• The LX and PGND1 connections to the low-side
MOSFET for current sensing must be made using
Kelvin-sense connections.

• When trade-offs in trace lengths must be made, it is
preferable to allow the inductor-charging path to be
made longer than the discharge path. For example,
it is better to allow some extra distance between the
input capacitors and the high-side MOSFET than to
allow distance between the inductor and the low­side MOSFET or between the inductor and the out­put filter capacitor.

• Route high-speed switching nodes (BST, LX, DH,
and DL) away from sensitive analog areas (REF, FB,
and ILIM).

• Input ceramic capacitors must be placed as close
as possible to the high-side MOSFET drain and the
low-side MOSFET source. Position the MOSFETs so
the impedance between the input capacitor termi­nals and the MOSFETs is as low as possible.

Special Layout Considerations for LDO Section

The capacitor (or capacitors) at VTT should be placed
as close to VTT and PGND2 (pins 12 and 11) as possi­ble to minimize the series resistance/inductance of the
trace. The PGND2 side of the capacitor must be short
with a low-impedance path to the exposed pad under­neath the IC. The exposed pad must be star-connected
to GND (pin 24) and PGND2 (pin 11). Connect PGND1
(pin 23) separately to the nearby PGND plane at the
source of the low-side MOSFET. Do not connect this
pin directly to the exposed pad as this can inject unde­sirable switching noise into the clean analog GND.
Instead, PGND1 (pin 23) is connected to PGND2 (pin

11) by the large PGND plane. A narrower trace can be
used to connect the output voltage on the VTT side of
the capacitor back to VTTS (pin 9). For best perfor­mance, the VTTI bypass capacitor must be placed as
close to VTTI (pin 13) as possible. REFIN (pin 14)
should be separately routed with a clean trace and
adequately bypassed to GND. Refer to the MAX8632
evaluation kit data sheet for PC board guidelines.

Integrated DDR Power-Supply Solution for
Desktops, Notebooks, and Graphic Cards

26 ______________________________________________________________________________________

Figure 9. Voltage-Positioned Output

+5V BIAS
SUPPLY

AV

DD

V

DD

IN

BST

MAX8632

FB

DH

LX

DL

PGND1

GND

OUT

V

IN

VOLTAGE-

R

POS

POSITIONED

OUTPUT

1bios.ru

MAX8632

Integrated DDR Power-Supply Solution for

Desktops, Notebooks, and Graphic Cards

______________________________________________________________________________________ 27

Chip Information

TRANSISTOR COUNT: 5100

PROCESS: BiCMOS

Typical Operating Circuit

C2

0.9V - 1.25V / 1.5A

0.9V - 1.25V / 10mA

VTT

C4

VTTR

R2

POK1

POK2 POK2

R3

C10

R5

R7

R6

R8

REFIN

VTTI

VTT

VTTS

PGND2

MAX8632

VTTR

C6

OVP/UVP

POK1

SKIP

TON
GND

C9

SS

REF

R4

ILIM

FB

OUT

C1

AV

V

BST

PGND1

SHDN

STBY

TP0

C3

DD

R1

5V

DD

D1

V

IN

C7

LX

DH

DL

C5

C8

Q1

Q2

L1

ON

OFF

BIAS
SUPPLY

V

(4.5V TO 28V)

IN

C11

1.8V - 2.5V / 12A

1bios.ru

MAX8632

Integrated DDR Power-Supply Solution for
Desktops, Notebooks, and Graphic Cards

28 ______________________________________________________________________________________

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information
go to www.maxim-ic.com/packages

.)

MARKING

PIN # 1

I.D.

C

D

XXXXX

D/2

D2

C

L

k

E/2

E

e

L

L1

0.10 C

A

0.08 C

A3

A1

(NE-1) X e

DETAIL A

D2/2

e

(ND-1) X e

L

e e

b

0.10 M C A B

L

E2/2

C

E2

L

DETAIL B

PIN # 1 I.D.

0.35x45°

CC

L

e/2

QFN THIN.EPS

LL

-DRAWING NOT TO SCALE-

PACKAGE OUTLINE,
16, 20, 28, 32, 40L THIN QFN, 5x5x0.8mm

21-0140

1

H

2

1bios.ru

MAX8632

Integrated DDR Power-Supply Solution for

Desktops, Notebooks, and Graphic Cards

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ 29

© 2005 Maxim Integrated Products Printed USA is a registered trademark of Maxim Integrated Products, Inc.

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information
go to www.maxim-ic.com/packages

.)

NOM.

0.75

0.02

0.30

5.00

5.00

0.55

20

5
5

WHHC

MAX.

0.80

0.05

0.35

5.10

5.10

0.65

--

MIN.

0.70

0.20

4.90

4.90

0.25

0.45

0

28L 5x5

NOM.

0.75

0.02

0.20 REF.

0.25

5.00

5.00

0.50 BSC.

0.55

---

28

7
7

WHHD-1

MAX.

MIN.

0.80

0.70

0.05

0.30

0.20 0.25 0.30

5.10

4.90

5.10

4.90

--

0.25

0.65

0.30

32L 5x5

NOM.

0.75

0

0.02

0.20 REF.

5.00

5.00

0.50 BSC.

0.40

---

WHHD-2

32

8
8

MAX.

MIN.

0.80

0.70

0.05

0.15

5.10

4.90

5.10

4.90 5.00

--

0.25 0.35 0.45

0.50

0.30

40L 5x5

NOM.

0.75 0.80

0.20 REF.

5.00 5.10

0.40 BSC.

0.40 0.50

40
10
10

-----

EXPOSED PAD VARIATIONS

PKG.

MAX.

CODES

T1655-1 3.203.00 3.10 3.00 3.10 3.20

0.0500.02

0.250.20

5.10

0.600.40 0.50

T2855-2 2.60 2.602.80 2.70 2.80

D2

NOM.MIN.

3.00T2055-2 3.10

2.70

T2855-3 3.15 3.25 3.35 3.15 3.25 3.35

T2855-4 2.60 2.70 2.80 2.60 2.70 2.80

T2855-5 2.60 2.70 2.80 2.60 2.70 2.80
T2855-6 3.15 3.25 3.35 3.15 3.25 3.35
T2855-7 2.60 2.70

T3255-2

3.15T2855-8 3.25 3.15 3.25 3.35

3.15T2855N-1 3.25 3.15 3.25 3.35

3.00

3.10

3.30T4055-1 3.20 3.40 3.20 3.30 3.40

PACKAGE OUTLINE,
16, 20, 28, 32, 40L THIN QFN, 5x5x0.8mm

DOWN

L

MAX.

MIN.E2NOM. MAX.

3.203.00T1655-2 3.10 3.00 3.10 3.20 YES

3.20

3.203.00 3.10

3.103.00 3.203.103.00 3.20T2055-4

3.353.15T2055-5 3.25 3.15 3.25 3.35

3.353.15T2855-1 3.25 3.353.15 3.25

2.80

2.60 2.70 2.80

3.35

3.35

3.20

3.00 3.10 3.20

3.203.00 3.10T3255-3 3.203.00 3.10

3.203.00 3.10T3255-4 3.203.00 3.10

3.203.10T3255N-1 3.00

3.203.103.00

SEE COMMON DIMENSIONS TABLE

**

21-0140

±0.15

0.40

0.40

BONDS
ALLOWED

NO

**

**

NO3.203.103.003.10T1655N-1 3.00 3.20

**

NO

**

YES3.103.00 3.203.103.00 3.20T2055-3

**

NO

**

YES

NO

**

NO

**

YES

**

YES

**

NO

**

NO

**

YES

**

YES

NO

**

NO

**

YES

**

NO

**

NO

**

YES

**

H

2

2

COMMON DIMENSIONS

PKG.

SYMBOL

JEDEC

NOTES:

1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.

10. WARPAGE SHALL NOT EXCEED 0.10 mm.

11. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.

12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.

13. LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION "e", ±0.05.

-DRAWING NOT TO SCALE-

16L 5x5

MIN. MAX.NOM.

A

0.70 0.800.75

A1

A3

b

D
E

e

k
L

L1

N

ND

NE

2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.

3. N IS THE TOTAL NUMBER OF TERMINALS.

4. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL
CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE
OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1
IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.

5. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN

0.25 mm AND 0.30 mm FROM TERMINAL TIP.

6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.

7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.

8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR T2855-1,
T2855-3, AND T2855-6.

0.02

0.20 REF.

0.25

5.00

4.90

4.90

0.80 BSC.

0.250--

0.30 0.500.40

---

16

4
4

WHHB

0.05

0.350.30

5.10

5.105.00

MIN.

0.70

0

0.20 REF.

0.25

4.90

4.90

0.65 BSC.

0.25

0.45

---

20L 5x5