The MAX7316 I2C/SMBus™-compatible serial interfaced
peripheral provides microprocessors with eight additional
I/O ports plus one output-only port and one input-only
port. Each I/O port can be individually configured as
either an open-drain current-sinking output rated to 50mA
at 5.5V or as a logic input with transition detection. The
output-only port can also be assigned as an interrupt output for transition detection. The outputs are capable of
driving LEDs, or can provide logic outputs with external
resistive pullup up to 5.5V.
Eight-bit PWM current control is available for all nine output ports. Four bits are global control and apply to all LED
outputs to provide coarse adjustment of current from fully
off to fully on in 14 intensity steps. Additionaly each output
then has individual 4-bit control, which further divides the
globally set current into 16 more steps. Alternatively, the
current control can be configured as a single 8-bit control
that sets all outputs at once.
Each output has independent blink timing with two blink
phases. LEDs can be individually set to be on or off during either blink phase or to ignore the blink control. The
blink period is controlled by an external clock input (up to
1kHz) on BLINK or by a register. The BLINK input can
also be used as a logic control to turn the LEDs on and
off, or as a general-purpose input.
The MAX7316 is controlled through a 2-wire serial interface, and can be set to one of four I
2
C addresses.
Applications
Features
♦ 400kbps, 2-Wire Serial Interface, 5.5V Tolerant
♦ 2V to 3.6V Operation
♦ Overall 8-Bit PWM LED Intensity Control
Global 16-Step Intensity Control
Plus Individual 16-Step Intensity Controls
♦ 2-Phase LED Blinking
♦ High Output Current (50mA max Per Port)
♦ Outputs are 5.5V-Rated Open Drain
♦ Inputs are Overvoltage Protected to 5.5V
♦ Transition Detection with Interrupt Output
♦ RST Input Clears Serial Interface and Restores
Power-Up Default State
♦ Low Standby Current (1.2µA (typ), 3.3µA (max))
♦ Tiny 3mm x 3mm, Thin QFN Package
♦ -40°C to +125°C Temperature Range
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
Voltage (with respect to GND)
V+ .............................................................................-0.3V to +4V
SCL, SDA, AD0, BLINK, RST, P0–P7 .......................-0.3V to +6V
INT/O8 ......................................................................-0.3V to +8V
DC Current on P0–P7, INT/O8 ............................................55mA
DC Current on SDA.............................................................10mA
Maximum GND Current ....................................................190mA
Continuous Power Dissipation (T
A
= +70°C)
16-Pin QSOP (derate 8.3mW/°C over +70°C)..............667mW
16-Pin QFN (derate 14.7mW/°C over +70°C) ............1177mW
(Typical Operating Circuit, V+ = 2V to 3.6V, TA= T
MIN
to T
MAX
, unless otherwise noted. Typical values are at V+ = 3.3V, TA = +25°C.)
(Note 1)
Note 1: All parameters tested at TA= +25°C. Specifications over temperature are guaranteed by design.
Note 2: A master device must provide a hold time of at least 300ns for the SDA signal (referred to V
IL
of the SCL signal) to bridge
the undefined region of SCL’s falling edge.
Note 3: Guaranteed by design.
Note 4: C
b
= total capacitance of one bus line in pF. tRand tFmeasured between 0.3 x VDDand 0.7 x VDD.
Note 5: I
SINK
≤ 6mA. Cb= total capacitance of one bus line in pF. tRand tFmeasured between 0.3 x VDDand 0.7 x VDD.
Note 6: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.
The MAX7316 is a general-purpose input/output (GPIO)
peripheral that provides eight I/O ports, P0–P7, controlled through an I
2
C-compatible serial interface. A 9th
output-only port, INT/O8, can be configured as an interrupt output or as a general-purpose output port. All out-
put ports sink loads up to 50mA connected to external
supplies up to 5.5V, independent of the MAX7316’s
supply voltage. The MAX7316 is rated for a ground current of 190mA, allowing all nine outputs to sink 20mA at
the same time. Figure 1 shows the output structure of
the MAX7316. The ports default to inputs on power-up.
10-Port I/O Expander with LED Intensity
Control and Interrupt
115BLINKInput Port Configurable as Blink Control or General-Purpose Input
216RST
31AD0
4–7, 9–122–5, 7–10P0–P7Input/Output Ports. P0–P7 are open-drain I/Os rated at 5.5V, 50mA.
86GNDGround. Do not sink more than 190mA into the GND pin.
1311INT/O8
1412SCLI2C-Compatible Serial Clock Input
1513SDAI2C-Compatible Serial Data I/O
1614V+
—PADExposed pad Exposed Pad on Package Underside. Connect to GND.
DATA FROM
SHIFT REGISTER
DATA FROM
SHIFT REGISTER
WRITE
CONFIGURATION
PULSE
WRITE PULSE
NAMEFUNCTION
Reset Input. Active low clears the 2-wire interface and puts the device in the
same condition as power-up reset.
Address Input. Sets device slave address. Connect to either GND, V+, SCL,
or SDA to give four logic combinations. See Table 1.
Output Port. Open-drain output rated at 7V, 50mA. Configurable as interrupt
output or general-purpose output.
Positive Supply Voltage. Bypass V+ to GND with a 0.047µF ceramic
capacitor.
CONFIGURATION
REGISTER
D
Q
FF
C
Q
K
OUTPUT
PORT
REGISTER
D
FF
C
K
Q
Q
OUTPUT PORT
REGISTER DATA
I/O PIN
Q2
READ PULSE
INPUT PORT
REGISTER
D
Q
FF
C
Q
K
GND
INPUT PORT
REGISTER DATA
TO INT
Page 7
Port Inputs and Transition Detection
The input ports register reflects the incoming logic levels of the port pins, regardless of whether the pin is
defined as an input or an output. Reading the input
ports register latches the current-input logic level of the
affected eight ports. Transition detection allows all
ports configured as inputs to be monitored for changes
in their logic status. The action of reading the input
ports register samples the corresponding 8 port bits’
input condition. This sample is continuously compared
with the actual input conditions. A detected change in
input condition causes the INT/O8 interrupt output to go
low, if configured as an interrupt output. The interrupt is
cleared either automatically if the changed input
returns to its original state, or when the input ports register is read.
The INT/O8 pin can be configured as either an interrupt
output or as a 9th output port with the same static or
blink controls as the other eight ports (Table 4).
Port Output Control and LED Blinking
The blink phase 0 register sets the output logic levels of
the eight ports P0–P7 (Table 8). This register controls
the port outputs if the blink function is disabled. A
duplicate register, the blink phase 1 register, is also
used if the blink function is enabled (Table 9). In blink
mode, the port outputs can be flipped between using
the blink phase 0 register and the blink phase 1 register using hardware control (the BLINK input) and/or
software control (the blink flip flag in the configuration
register) (Table 4).
The logic level of the BLINK input can be read back
through the blink status bit in the configuration register
(Table 4). The BLINK input, therefore, can be used as a
general-purpose logic input (GPI port) if the blink function is not required.
PWM Intensity Control
The MAX7316 includes an internal oscillator, nominally
32kHz, to generate PWM timing for LED intensity control.
PWM intensity control can be enabled on an output-byoutput basis, allowing the MAX7316 to provide any mix
of PWM LED drives and glitch-free logic outputs (Table
10). PWM can be disabled entirely, in which case all output ports are static and the MAX7316 operating current
is lowest because the internal oscillator is turned off.
PWM intensity control uses a 4-bit master control and 4
bits of individual control per output (Tables 13, 14). The
4-bit master control provides 16 levels of overall intensity control, which applies to all PWM-enabled output
ports. The master control sets the maximum pulse
width from 1/15 to 15/15 of the PWM time period. The
individual settings comprise a 4-bit number further
reducing the duty cycle to be from 1/16 to 15/16 of the
time window set by the master control.
For applications requiring the same PWM setting for all
output ports, a single global PWM control can be used
instead of all the individual controls to simplify the control software and provide 240 steps of intensity control
(Tables 10 and 13).
Standby Mode
When the serial interface is idle and the PWM intensity
control is unused, the MAX7316 automatically enters
standby mode. If the PWM intensity control is used, the
operating current is slightly higher because the internal
PWM oscillator is running. When the serial interface is
active, the operating current also increases because
the MAX7316, like all I2C slaves, has to monitor every
transmission.
The MAX7316 operates as a slave that sends and
receives data through an I2C-compatible 2-wire interface. The interface uses a serial data line (SDA) and a
serial clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master (typically a microcontroller) initiates all data transfers to and
from the MAX7316 and generates the SCL clock that
synchronizes the data transfer (Figure 2).
The MAX7316 SDA line operates as both an input and
an open-drain output. A pullup resistor, typically 4.7kΩ,
is required on SDA. The MAX7316 SCL line operates
only as an input. A pullup resistor, typically 4.7kΩ, is
required on SCL if there are multiple masters on the 2wire interface, or if the master in a single-master system
has an open-drain SCL output.
Each transmission consists of a START condition
(Figure 3) sent by a master, followed by the MAX7316
7-bit slave address plus R/W bit, a register address
byte, one or more data bytes, and finally a STOP condition (Figure 3).
Start and Stop Conditions
Both SCL and SDA remain high when the interface is
not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA
from high to low while SCL is high. When the master
has finished communicating with the slave, it issues a
STOP (P) condition by transitioning SDA from low to
high while SCL is high. The bus is then free for another
transmission (Figure 3).
Bit Transfer
One data bit is transferred during each clock pulse.
The data on SDA must remain stable while SCL is high
(Figure 4).
Acknowledge
The acknowledge bit is a clocked 9th bit that the recipient uses to handshake receipt of each byte of data
(Figure 5). Thus, each byte transferred effectively
requires 9 bits. The master generates the 9th clock
pulse, and the recipient pulls down SDA during the
acknowledge clock pulse so the SDA line is stable low
during the high period of the clock pulse. When the
master is transmitting to the MAX7316, the device generates the acknowledge bit because the MAX7316 is
the recipient. When the MAX7316 is transmitting to the
master, the master generates the acknowledge bit
because the master is the recipient.
Slave Address
The MAX7316 has a 7-bit long slave address (Figure 6).
The eighth bit following the 7-bit slave address is the
R/W bit. The R/W bit is low for a write command, high
for a read command.
10-Port I/O Expander with LED Intensity
Control and Interrupt
The second (A5), third (A4), fourth (A3), sixth (A1), and
last (A0) bits of the MAX7316 slave address are always
1, 0, 0, 0, and 0. Slave address bits A6 and A2 are
selected by the address input AD0. AD0 can be connected to GND, V+, SDA, or SCL. The MAX7316 has four
possible slave addresses (Table 1), and therefore a
maximum of four MAX7316 devices can be controlled
independently from the same interface.
Message Format for Writing the MAX7316
A write to the MAX7316 comprises the transmission of
the MAX7316’s slave address with the R/W bit set to
zero, followed by at least 1 byte of information. The first
byte of information is the command byte. The command byte determines which register of the MAX7316
is to be written to by the next byte, if received (Table 2).
If a STOP condition is detected after the command byte
is received, then the MAX7316 takes no further action
beyond storing the command byte.
Any bytes received after the command byte are data
bytes. The first data byte goes into the internal register
of the MAX7316 selected by the command byte (Figure
8). If multiple data bytes are transmitted before a STOP
condition is detected, these bytes are generally stored
in subsequent MAX7316 internal registers because the
command byte address autoincrements (Table 2). A
diagram of a write to the output ports registers (blink
phase 0 register or blink phase 1 register) is given in
Figure 10.
The MAX7316 is read using the MAX7316’s internally
stored command byte as an address pointer the same
way the stored command byte is used as an address
pointer for a write. The pointer autoincrements after
each data byte is read using the same rules as for a
write (Table 2). Thus, a read is initiated by first configuring the MAX7316’s command byte by performing a
write (Figure 7). The master can now read n consecutive bytes from the MAX7316 with the first data byte
being read from the register addressed by the initialized command byte. When performing read-after-write
verification, remember to reset the command byte’s
address because the stored command byte address
has been autoincremented after the write (Table 2). A
diagram of a read from the input ports register is shown
in Figure 10 reflecting the states of the ports.
Operation with Multiple Masters
If the MAX7316 is operated on a 2-wire interface with
multiple masters, a master reading the MAX7316 should
use a repeated start between the write, which sets the
MAX7316’s address pointer, and the read(s) that takes
the data from the location(s) (Table 2). This is because it
is possible for master 2 to take over the bus after master
1 has set up the MAX7316’s address pointer but before
master 1 has read the data. If master 2 subsequently
changes the MAX7316’s address pointer, then master
1’s delayed read can be from an unexpected location.
Command Address Autoincrementing
The command address stored in the MAX7316 circulates around grouped register functions after each data
byte is written or read (Table 2).
10-Port I/O Expander with LED Intensity
Control and Interrupt
The reset input RST is an active-low input. When taken
low, RST clears any transaction to or from the MAX7316
on the serial interface and configures the internal registers to the same state as a power-up reset (Table 3).
The MAX7316 then waits for a START condition on the
serial interface.
Detailed Description
Initial Power-Up
On power-up, and whenever the RST input is pulled
low, all control registers are reset and the MAX7316
enters standby mode (Table 3). Power-up status makes
all ports into inputs and disables both the PWM oscillator and blink functionality. RST can be used as a hardware shutdown input, which effectively turns off any
LED (or other) loads and puts the device into its lowest
power condition.
Configuration Register
The configuration register is used to configure the PWM
intensity mode, interrupt, and blink behavior, operate
the INT/O8 output, and read back the interrupt status
(Table 4).
Ports Configuration
The eight I/O ports P0 through P7 can be configured to
any combination of inputs and outputs using the ports
configuration register (Table 5). The INT/O8 output can
also be configured as an extra general-purpose output,
and the BLINK input can be configured as an extra
general-purpose input using the configuration register
(Table 4).
Input Ports
The input ports register is read only (Table 6). It reflects
the incoming logic levels of the ports, regardless of
whether the port is defined as an input or an output by the
ports configuration registers. Reading the input ports register latches the current-input logic level of the affected
eight ports. A write to the input ports register is ignored.
Transition Detection
All ports configured as inputs are always monitored for
changes in their logic status. The action of reading the
input ports register or writing to the configuration register samples the corresponding 8 port bits’ input condition (Tables 4, 6). This sample is continuously
compared with the actual input conditions. A detected
change in input condition causes an interrupt condition.
The interrupt is cleared either automatically if the
changed input returns to its original state, or when the
input ports register is read, updating the compared
data (Figure 10). Randomly changing a port from an
output to an input may cause a false interrupt to occur
if the state of the input does not match the content of
the input ports register. The interrupt status is available
as the interrupt flag INT in the configuration register
(Table 4).
The input status of all ports are sampled immediately
after power-up as part of the MAX7316’s internal initialization, so if all the ports are pulled to valid logic levels
at that time an interrupt does not occur at power-up.
The INT/O8 output pin can be configured as either the
INT output that reflects the interrupt flag logic state or as
a general-purpose output O8. When used as a generalpurpose output, INT/O8 has the same blink and PWM
intensity control capabilities as the other ports.
Set the interrupt enable I bit in the configuration register
to configure INT/O8 as the INT output (Table 4). Clear
interrupt enable to configure INT/O8 as the O8. The O8
logic state is set by the 2 bits O1 and O0 in the configuration register. O8 follows the rules for blinking selected
by the blink enable flag E in the configuration register. If
blinking is disabled, then interrupt output control O0
alone sets the logic state of the INT/O8 pin. If blinking is
enabled, then both interrupt output controls O0 and O1
set the logic state of INT/O8 according to the blink
phase. PWM intensity control for O8 is set by the 4
global intensity bits in the master and O8 intensity register (Table 13).
Blink Mode
In blink mode, the output ports can be flipped between
using either the blink phase 0 register or the blink
phase 1 register. Flip control is both hardware (the
BLINK input) and software control (the blink flip flag B
in the configuration register) (Table 4).
The blink function can be used for LED effects by programming different display patterns in the two sets of
output port registers, and using the software or hardware controls to flip between the patterns.
If the blink phase 1 register is written with 0xFF, then
the BLINK input can be used as a hardware disable to,
for example, instantly turn off an LED pattern programmed into the blink phase 0 register. This technique
can be further extended by driving the BLINK input with
a PWM signal to modulate the LED current to provide
fading effects.
The blink mode is enabled by setting the blink enable flag
E in the configuration register (Table 4). When blink mode
is enabled, the states of the blink flip flag and the BLINK
input are EXOR’ed to set the phase, and the output ports
are set by either the blink phase 0 register or the blink
phase 1 register (Figure 11) (Table 7).
10-Port I/O Expander with LED Intensity
Control and Interrupt
Disable global intensity control—intensity
is set by registers 0x10–0x13 for ports P0
through P7 when configured as outputs,
and by D3–D0 of register 0x0E for INT/O8
when INT/O8 pin is configured as an
output port
XXXXX0XX
Enable global intensity control—intensity
for all ports configured as outputs is set
by D3–D0 of register 0x0E
XXXXX1XX
D i sab l e d ata chang e i nter r up t—INT/O8
outp ut i s contr ol l ed b y t he O 0 and O 1 b i ts
XXXX0XXX
Enable data change interrupt—INT/O8
output is controlled by port input data
change
XXXX1XXX
INT/O8 output is low (blink is disabled)
XXX00XX0
INT/O8 output is high impedance (blink is
disabled)
XXX10XX0
INT/O8 outp ut i s l ow d ur i ng b l i nk p hase 0
XXX00XX1
INT/O8 output is high impedance during
blink phase 0
XXX10XX1
INT/O8 outp ut i s l ow d ur i ng b l i nk p hase 1
XX0X0XX1
INT/O8 output is high impedance during
blink phase 1
0x0F
XX1X0XX1
X = Don’t care.
—
—
—
—
—
—
—
—
—
—
—
—
—
—
0
1
INTBLINKO1
Page 14
MAX7316
The blink mode is disabled by clearing the blink enable
flag E in the configuration register (Table 4). When blink
mode is disabled, the state of the blink flip flag is
ignored, and the blink phase 0 register alone controls
the output ports.
The logic status of BLINK is made available as the
read-only blink status flag, blink in the configuration
register (Table 4). This flag allows BLINK to be used as
an extra general-purpose input (GPI) in applications not
using the blink function. When BLINK is going to be
used as a GPI, blink mode should be disabled by
clearing the blink enable flag E in the configuration register (Table 4).
Blink Phase Register
When the blink function is disabled, the blink phase 0
register sets the logic levels of the eight ports (P0
through P7) when configured as outputs (Table 8). A
duplicate register called the blink phase 1 register is
also used if the blink function is enabled (Table 9). A
logic high sets the appropriate output port high impedance, while a logic low makes the port go low.
Reading a blink phase register reads the value stored
in the register, not the actual port condition. The port
output itself may or may not be at a valid logic level,
depending on the external load connected.
The 9th output, O8, is controlled through 2 bits in the
configuration register, which provide the same static or
blink control as the other eight output ports.
PWM Intensity Control
The MAX7316 includes an internal oscillator, nominally
32kHz, to generate PWM timing for LED intensity control or other applications such as PWM trim DACs.
PWM can be disabled entirely for all the outputs. In this
case, all outputs are static and the MAX7316 operating
current is lowest because the internal PWM oscillator is
turned off.
10-Port I/O Expander with LED Intensity
Control and Interrupt
The MAX7316 can be configured to provide any combination of PWM outputs and glitch-free logic outputs.
Each PWM output has an individual 4-bit intensity control (Table 14). When all outputs are to be used with the
same PWM setting, the outputs can be controlled
together instead using the global intensity control
(Table 13). Table 10 shows how to set up the MAX7316
to suit a particular application.
PWM Timing
The PWM control uses a 240-step PWM period, divided
into 15 master intensity timeslots. Each master intensity
timeslot is divided further into 16 PWM cycles (Figure 12).
The master intensity operates as a gate, allowing the individual output settings to be enabled from 1 to 15 timeslots
per PWM period (Figures 13, 14, 15) (Table 13).
Each output’s individual 4-bit intensity control only
operates during the number of timeslots gated by the
master intensity. The individual controls provide 16
intensity settings from 1/16 through 16/16 (Table 14).
Figures 16, 17, and 18 show examples of individual
intensity control settings. The highest value an individual or global setting can be set to is 16/16. This setting
forces the output to ignore the master control, and follow the logic level set by the appropriate blink phase
register bit. The output becomes a glitch-free static output with no PWM.
Using PWM Intensity Controls with Blink Disabled
When blink is disabled (Table 7), the blink phase 0 register specifies each output’s logic level during the PWM
on-time (Table 8). The effect of setting an output’s blink
phase 0 register bit to 0 or 1 is shown in Table 11. With
its output bit set to zero, an LED can be controlled with
16 intensity settings from 1/16th duty through fully on,
but cannot be turned fully off using the PWM intensity
control. With its output bit set to 1, an LED can be controlled with 16 intensity settings from fully off through
15/16th duty.
When blink is enabled (Table 7), the blink phase 0 register and blink phase 1 register specify each output’s logic
level during the PWM on-time during the respective blink
phases (Tables 8 and 9). The effect of setting an output’s
blink phase x register bit to 0 or 1 is shown in Table 12.
LEDs can be flipped between either directly on and off,
or between a variety of high/low PWM intensities.
Global/O8 Intensity Control
The 4 bits used for output O8’s PWM individual intensity
setting also double as the global intensity control (Table
13). Global intensity simplifies the PWM settings when
the application requires them all to be the same, such
as for backlight applications, by replacing the 9 individual settings with 1 setting. Global intensity is enabled
with the Global Intensity flag G in the configuration register (Table 4). When global PWM control is used, the 4
bits of master intensity and 4 bits of O8 intensity effectively combine to provide an 8-bit, 240-step intensity
control applying to all outputs.
It is not possible to apply global PWM control to a subset of the ports, and use the others as logic outputs. To
mix static logic outputs and PWM outputs, individual
PWM control must be selected (Table 10).
Applications Information
Output Level Translation
The open-drain output architecture allows the ports to
level translate the outputs to higher or lower voltages
than the MAX7316 supply. An external pullup resistor
can be used on any output to convert the high-impedance logic-high condition to a positive voltage level.
The resistor can be connected to any voltage up to
5.5V. For interfacing CMOS inputs, a pullup resistor
value of 220kΩ is a good starting point. Use a lower
resistance to improve noise immunity, in applications
where power consumption is less critical, or where a
faster rise time is needed for a given capacitive load.
10-Port I/O Expander with LED Intensity
Control and Interrupt
A mix of static and PWM outputs, with PWM
outputs using different PWM settings
A mix of static and PWM outputs, with PWM
outputs all using the same PWM setting
All outputs PWM using the same PWM
setting
APPLICATIONRECOMMENDED CONFIGURATION
Set the master, O8 intensity register 0x0E to any value from 0x00 to 0x0F.
The global intensity G bit in the configuration register is don't care.
The output intensity registers 0x10 through 0x13 are don't care.
Set the master, O8 intensity register 0x0E to any value from 0x10 to 0xFF.
Clear global intensity G bit to 0 in the configuration register to disable global intensity
control.
For the static outputs, set the output intensity value to 0xF.
For the PWM outputs, set the output intensity value in the range 0x0 to 0xE.
As above. Global intensity control cannot be used with a mix of static and PWM
outputs, so write the individual intensity registers with the same PWM value.
Set the master, O8 intensity register 0x0E to any value from 0x10 to 0xFF.
Set global intensity G bit to 1 in the configuration register to enable global intensity
control.
The master, O8 intensity register 0x0E is the only intensity register used.
The output intensity registers 0x10 through 0x13 are don't care.
ONE PWM PERIOD IS 240 CYCLES OF THE 32kHz PWM
OSCILLATOR. A PWM PERIOD CONTAINS 15 MASTER
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 14 15 1 2
INTENSITY TIMESLOTS.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 15 16 1 2
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 14 15 1 2
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 14 15 2 1
EACH MASTER INTENSITY
TIMESLOT CONTAINS 16
PWM CYCLES
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 14 15 2 1
Page 18
MAX7316
10-Port I/O Expander with LED Intensity
Control and Interrupt
When driving LEDs, a resistor in series with the LED
must be used to limit the LED current to no more than
50mA. Choose the resistor value according to the following formula:
R
LED
= (V
SUPPLY
- V
LED
- VOL) / I
LED
where:
R
LED
is the resistance of the resistor in series with the
LED (Ω).
V
SUPPLY
is the supply voltage used to drive the LED (V).
V
LED
is the forward voltage of the LED (V).
VOLis the output low voltage of the MAX7316 when
sinking I
LED
(V).
I
LED
is the desired operating current of the LED (A).
For example, to operate a 2.2V red LED at 14mA from a
5V supply, R
LED
= (5 - 2.2 - 0.25) / 0.014 = 182Ω.
Driving Load Currents Higher than 50mA
The MAX7316 can be used to drive loads drawing more
than 50mA, like relays and high-current white LEDs, by
paralleling outputs. Use at least one output per 50mA of
load current; for example, a 5V 330mW relay draws
66mA and needs two paralleled outputs to drive it.
Ensure that the paralleled outputs chosen are controlled
by the same blink phase register, i.e., select outputs
from the P0 through P7 range. This way, the paralleled
outputs are turned on and off together. Do not use output O8 as part of a load-sharing design. O8 cannot be
switched at the same time as any of the other outputs
because it is controlled by a different register.
The MAX7316 must be protected from the negative
voltage transient generated when switching off inductive loads, such as relays, by connecting a reversebiased diode across the inductive load (Figure 19). The
peak current through the diode is the inductive load’s
operating current.
Power-Supply Considerations
The MAX7316 operates with a power-supply voltage of
2V to 3.6V. Bypass the power supply to GND with at
least 0.047µF as close to the device as possible.
REGISTER
MASTER AND GLOBAL INTENSITY
Write master and global intensity0
Read back master and global intensity1
Master intensity duty cycle is 0/15 (off);
internal oscillator is disabled;
all outputs will be static with no PWM
Master intensity duty cycle is 1/15—0001————
Master intensity duty cycle is 2/15—0010————
Master intensity duty cycle is 3/15—0011————
——————————
Master intensity duty cycle is 13/15—1101————
Master intensity duty cycle is 14/15—1110————
Master intensity duty cycle is 15/15 (full)—1111————
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information,
go to www.maxim-ic.com/packages
.)
QSOP.EPS
PACKAGE OUTLINE, QSOP .150", .025" LEAD PITCH
1
21-0055
E
1
Page 24
MAX7316
10-Port I/O Expander with LED Intensity
Control and Interrupt
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information,
go to www.maxim-ic.com/packages
.)
C
L
- A -
0.10
D2
D
D/2
E/2
E
- B -
C
L
C
A
A2
A1
0.08
C
L
(NE - 1) X e
C
L
e
D2/2
e
b
0.10 M C A B
k
(ND - 1) X e
C
L
e
E2/2
E2
L
L
12x16L QFN THIN.EPS
PROPRIETARY INFORMATION
TITLE:
PACKAGE OUTLINE
12 & 16L, QFN THIN, 3x3x0.8 mm
21-0136
REV.DOCUMENT CONTROL NO.APPROVAL
1
C
2
Page 25
MAX7316
10-Port I/O Expander with LED Intensity
Control and Interrupt
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ 25
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information,
go to www.maxim-ic.com/packages
.)
NOTES:
1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
3. N IS THE TOTAL NUMBER OF TERMINALS.
4. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO
JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED
WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR
MARKED FEATURE.
5. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm
FROM TERMINAL TIP.
6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
9. DRAWING CONFORMS TO JEDEC MO220 REVISION C.
EXPOSED PAD VARIATIONS
PROPRIETARY INFORMATION
TITLE:
PACKAGE OUTLINE
12 & 16L, QFN THIN, 3x3x0.8 mm
APPROVAL
DOCUMENT CONTROL NO.
21-0136
REV.
2
C
2
Page 26
This datasheet has been download from:
www.datasheetcatalog.com
Datasheets for electronics components.
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.