MAX4928A/MAX4928B
DisplayPort/PCIe Passive Switches
2 _______________________________________________________________________________________
ELECTRICAL CHARACTERISTICS
(VDD= +3.3V ±10%, TA=T
MIN
to T
MAX
, unless otherwise noted. Typical values are at VDD= +3.3V, TA= +25°C, unless otherwise
noted.) (Note 3)
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
ABSOLUTE MAXIMUM RATINGS
(All voltages referenced to GND, unless otherwise noted.)
V
DD
...........................................................................-0.3V to +4V
LE, SEL, IN_, X_, OUT_, D_, TX_, HPD_, RX_, AUX_
(Note 1) ...............................................-0.3V to + (V
DD
+ 0.3V)
|V
IN_
- V
TX_
|, |V
IN_
- VD_|, |VX_- V
HPD_
|, |VX_- V
RX1_
|,
|V
OUT_
- V
AUX_
|, |V
OUT_
- V
RX0_
| (Note 1)...................0 to +2V
Continuous Current (IN_ to D_/TX_, X_ to HPD_/RX1_,
OUT_ to AUX_/RX0_ .....................................................±70mA
Peak Current (IN_ to D_/TX_, X_ to HPD_/RX1_, OUT_ to
AUX_/RX0_) (pulsed at 1ms, 10% duty cycle) .............±70mA
Continuous Current (LE, SEL)...........................................±30mA
Peak Current (LE, SEL)
(pulsed at 1ms, 10% duty cycle)..................................±70mA
Continuous Power Dissipation (T
A
= +70°C) for Multilayer Board
56-Pin TQFN (derate 41.0mW/°C above +70°C) .......3279mW
Operating Temperature Range ...........................-40°C to +85°C
Junction Temperature......................................................+150°C
Storage Temperature Range .............................-65°C to +150°C
Package Junction-to-Ambient Thermal Resistance (θ
JA
)
(Note 2) .....................................................................24.4°C/W
Package Junction-to-Case Thermal Resistance (θ
JC
)
(Note 2) .......................................................................1.5°C/W
Lead Temperature (soldering) .........................................+300°C
Note 1: Signals on IN_, X_, OUT_, D_, TX_, HPD_, RX_, or AUX_, LE, SEL exceeding V
DD
or GND are clamped by internal diodes.
Limit forward-diode current to maximum current rating.
Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a 4-layer
board. For detailed information on package thermal considerations, see www.maxim-ic.com/thermal-tutorial.