The MAX3394E/MAX3395E/MAX3396E bidirectional
level translators provide level shifting required for data
transfer in a multivoltage system. Internal slew-rate
enhancement circuitry features 10mA current-sink and
15mA current-source drivers to isolate capacitive loads
from lower current drivers. In open-drain systems, slewrate enhancement enables fast data rates with larger
pullup resistors and increased bus load capacitance.
Externally applied voltages, V
CC
and VL, set the logichigh levels for the device. A logic-low signal on one I/O
side of the device appears as a logic-low signal on the
opposite I/O side, and vice-versa. Each I/O line is
pulled up to V
CC
or VLby an internal pullup resistor,
allowing the devices to be driven by either push-pull or
open-drain drivers.
The MAX3394E/MAX3395E/MAX3396E feature a tristate output mode, thermal-shutdown protection, and
±15kV Human Body Model (HBM) ESD protection on
the VCCside for greater protection in applications that
route signals externally.
The MAX3394E/MAX3395E/MAX3396E accept V
CC
volt-
ages from +1.65V to +5.5V, and V
L
voltages from +1.2V
to V
CC
, making them ideal for data transfer between low
voltage ASIC/PLDs and higher voltage systems. The
MAX3394E/MAX3395E/MAX3396E operate at a guaranteed data rate of 6Mbps with push-pull drivers and
1Mbps with open-drain drivers.
The MAX3394E is a dual-level translator available in
9-bump UCSP™ and 8-pin 3mm x 3mm TDFN packages.
The MAX3395E is a quad-level translator available in 12bump UCSP, and 12-pin 4mm x 4mm TQFN packages.
The MAX3396E is an octal-level translator available in 20bump UCSP and 20-pin 5mm x 5mm TQFN packages.
The MAX3394E/MAX3395E/MAX3396E operate over the
extended -40°C to +85°C temperature range.
Applications
Multivoltage Bidirectional Level Translation
SPI™, MICROWIRE™, and I2C Level Translation
Open-Drain Rise-Time Speed-Up
High-Speed Bus Fan-Out Expansion
Cell Phones
Telecom, Networking, Servers, RAID/SAN
Features
♦ ±15kV ESD Protection on I/O V
CC_
Lines
♦ Bidirectional Level Translation Without Direction
Pin
♦ I/O V
L_
and I/O V
CC_
10mA Sink-/15mA Source-
Current Capability
♦ Slew-Rate Enhancement Circuitry Supports
Larger Capacitive Loads or Larger External Pullup
Resistors
♦ 6Mbps Push-Pull/1Mbps Open-Drain Guaranteed
Data Rate
♦ Wide Supply-Voltage Range: Operation Down to
+1.2V on V
L
and +1.65V on V
CC
♦ Low Supply Current in Tri-State Output Mode
(3µA typ)
♦ Low Quiescent Current
♦ Thermal-Shutdown Protection
♦ UCSP, TDFN, and TQFN Packages
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
(All voltages referenced to GND.)
V
CC
......................................................................... -0.3V to +6V
V
L
............................................................................ -0.3V to +6V
I/O V
CC_
...................................................... -0.3V to VCC+ 0.3V
I/O V
L_
........................................................... -0.3V to VL+ 0.3V
EN ........................................................................... -0.3V to +6V
Short-Circuit Duration I/O V
L_
, I/O V
CC_
to GND ..... Continuous
Maximum Continuous Current ........................................ ±50mA
The MAX3394E/MAX3395E/MAX3396E bidirectional
level translators provide level shifting required for data
transfer in a multivoltage system. Internal slew-rate
enhancement circuitry features 10mA current-sink and
15mA current-source drivers to isolate capacitive loads
from lower current drivers. In open-drain systems, slewrate enhancement enables fast data rates with larger
pullup resistors and increased bus load capacitance.
Externally applied voltages, V
CC
and VL, set the logichigh levels for the device. A logic-low signal on one I/O
side of the device appears as a logic-low signal on the
opposite I/O side and vice-versa. Each I/O line is pulled
up to VCCor VLby an internal pullup resistor, allowing
the devices to be driven by either push-pull or opendrain drivers.
EP—EP—EP—EPExposed Pad. Connect exposed pad to GND.
NAMEFUNCTION
VCC Supply Voltage +1.65V ≤ VCC ≤ +5.5V. Bypass
V
to GND with a 0.1µF ceramic capacitor and a
CC
L
CC
1µF or greater ceramic capacitor as close to the
device as possible.
Enable Input. Drive EN logic high for normal
operation. Drive EN logic low to force all I/O lines to
a high-impedance state and disconnect internal
pullup resistors.
CC
CC
L
L
Logic Supply Voltage +1.2V ≤ VL ≤ VCC. Bypass V
to GND with a 0.1µF or greater ceramic capacitor
as close to the device as possible.
L
L
CC
CC
CC
CC
CC
CC
L
L
L
L
L
MAX3394E/MAX3395E/MAX3396E
The MAX3394E/MAX3395E/MAX3396E feature a tristate output mode, thermal-shutdown protection, and
±15kV Human Body Model (HBM) ESD protection on
the VCCside for greater protection in applications that
route signals externally.
The MAX3394E/MAX3395E/MAX3396E accept VCCvoltages from +1.65V to +5.5V, and VLvoltages from +1.2V
to VCC, making them ideal for data transfer between lowvoltage ASIC/PLDs and higher voltage systems. The
MAX3394E/MAX3395E/MAX3396E operate at a guaran-
teed data rate of 6Mbps with push-pull drivers and
1Mbps with open-drain drivers.
Level Translation
The MAX3394E/MAX3395E/MAX3396E utilize a transmission gate architecture to provide bidirectional level
translation between I/O VL_ and I/O VCC_. The transmission gate architecture is comprised of a pass-FET,
gate-control logic, and slew-rate enhancement circuitry. When both I/O VL_ and I/O VCC_ are logic high, the
gate-control logic disables the pass-FET, providing
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
Figure 1. Push-Pull Driving I/O VL_Test Circuit and Timing
Figure 2. Open-Drain Driving I/O VL_Test Circuit and Timing
V
L
V
CC
V
CC
I/O V
I/O V
50Ω
EN
V
L
MAX3394E
MAX3395E
V
MAX3396E
L
L_
V
L
EN
V
L
MAX3394E
MAX3395E
V
MAX3396E
L
V
CC
V
CC
CC_
t
I/O V
t
I/OVL-VCC
RVCC
L
t
RVCC
90%
50%
I/O V
90%
50%
V
CC
50%
I/O V
10%
CC
C
IOVCC
V
CC
V
GATE
50%
CC
90%
50%
t
I/OVL-VCC
90%
50%
t
FVCC
t
50%
10%
FVCC
50%
I/O V
L_
V
GATE
I/O V
CC_
C
IOVCC
10%
t
I/OVL-VCC
10%
t
I/OVL-VCC
capacitive isolation between I/O lines. When one or
both I/O lines are at a logic-low level, the gate-control
logic turns the pass-FET on. When the pass-FET is
active, I/O VL_ and I/O VCC_ are connected, allowing
the logic-low signal to be expressed simultaneously on
both I/O lines.
The MAX3394E/MAX3395E/MAX3396E have internal
10kΩ (typ) pullup resistors from I/O V
L
_ and I/O VCC_
to the respective supply voltages, allowing operation
with open-drain drivers. Internal slew-rate enhancement
circuitry accelerates logic-state transitions, maintaining
a fast data rate with a higher bus load capacitance.
Additionally, the 10mA current sink drivers permit the
use of smaller external pullup resistors.
Internal Slew-Rate Enhancement
Internal slew-rate enhancement circuitry accelerates
logic-state changes by turning on MOSFETs MP1and
MP2during low-to-high logic transitions, and MOSFETs
MN3and MN4during high-to-low logic transitions (see
the
Functional Diagram
). During logic-state changes,
speed-up MOSFETS are triggered by I/O line voltage
thresholds. MOSFETS MN3and MN4sink 10mA during
high-to-low logic transitions. MP1and MP2source 15mA
during low-to-high logic transitions. Slew-rate enhancement allows a fast data rate despite large capacitive bus
loads, and permits larger external pullup resistors.
The MAX3394E/MAX3395E/MAX3396E require two supply voltages. For proper operation, ensure that +1.65V ≤
VCC≤ +5.5V, and +1.2V ≤ VL≤ VCC. There are no restrictions on power-supply sequencing. During power-up or
power-down, the MAX3394E/MAX3395E/MAX3396E can
withstand either the VLor the VCCsupply floating while
the other supply is applied. The device will not latch up in
this state.
Tri-State Output Mode
Connect EN to VLor VCCfor normal operation. Drive
EN low to force the MAX3394E/MAX3395E/MAX3396E
to a tri-state output mode. In tri-state output mode, all
I/O lines are driven to a high-impedance state, and the
pass-FET is disabled to prevent current flow between
I/O lines. Tri-state output mode disables the internal
pullup resistors on I/O VL_ and I/O VCC_, and reduces
supply current to 3µA typ (VCC) and 0.7µA typ (VL).
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
The high-impedance state of the I/O lines during tristate output mode facilitates use in multidrop networks.
In tri-state output mode, do not exceed (VL+ 0.3V) on
I/O VL_ or (VCC+ 0.3V) on I/O VCC_.
Thermal-Shutdown Protection
The MAX3394E/MAX3395E/MAX3396E are protected
from thermal damage resulting from short-circuit faults.
In the event of a short-circuit fault, when the junction
temperature (TJ) reaches +125°C, a thermal sensor
forces the device into the tri-state output mode. When
TJdrops below +115°C, normal operation resumes.
±15kV ESD Protection
As with all Maxim devices, ESD-protection structures are
incorporated on all pins to protect against ESD encountered during handling and assembly. The I/O VCC_ lines
are further protected by advanced ESD structures to
guard these pins from damage caused by ESD of up to
±15kV. Protection structures prevent damage caused by
ESD events in normal operation, tri-state output mode,
and when the device is unpowered. After arresting an
ESD event, MAX3394E/MAX3395E/MAX3396E continue
to function without latching up, whereas competing
devices can enter a latched-up state and must be power
cycled to restore functionality.
Several ESD testing standards exist for gauging the
robustness of ESD structures. The ESD protection of
the MAX3394E/MAX3395E/MAX3396E is characterized
for the human body model (HBM). Figure 6a shows the
model used to simulate an ESD event resulting from
contact with the human body. The model consists of a
100pF storage capacitor that is charged to a high voltage then discharged through a 1.5kΩ resistor. Figure
6b shows the current waveform when the storage
capacitor is discharged into a low impedance.
To ensure full ±15kV ESD protection, bypass V
CC
to
ground with a 0.1µF ceramic capacitor and an additional
1µF ceramic capacitor as close to the device as possible.
ESD Test Conditions
ESD performance depends on a variety of conditions.
Contact Maxim for a reliability report documenting test
setup, methodology, and results.
Applications Information
Power-Supply Decoupling
Bypass VLand VCCto ground with 0.1µF ceramic
capacitors. To ensure full ±15kV ESD protection,
bypass VCCto ground with an additional 1µF or greater
ceramic capacitor. Place all capacitors as close to the
device as possible.
Open-Drain Mode vs. Push-Pull Mode
The MAX3394E/MAX3395E/MAX3396E are compatible
with push-pull (active) and open-drain drivers. For pushpull operation, maximum data rate is guaranteed to
6Mbps. For open-drain applications, the MAX3394E/
MAX3395E/MAX3396E include internal pullup resistors
and slew-rate enhancement circuitry, providing a maximum data rate of 1Mbps. External pullup resistors can
be added to increase data rate when the bus is loaded
by high capacitance. (See the
Use of External Pullup
Resistors
section.)
Serial-Interface Level Translation
The MAX3395E provides level translation on four I/O
lines, making it an ideal device for multivoltage I2C,
MICROWIRE, and SPI serial interfaces.
Use of External Pullup Resistors
The MAX3394E/MAX3395E/MAX3396E include internal
10kΩ pullup resistors. During a low-to-high logic transition, the internal pullup resistors charge the bus capac-
itance with a characteristic RC charging waveform.
When the low-to-high transition threshold (V
CC-TH
or V
L-
TH
) is reached, the rise time accelerators switch on,
sourcing 15mA to fully charge the bus capacitance.
External pullup resistors reduce the time needed to
reach the low-to-high transition threshold, thereby
increasing the data rate. In the logic-low state however,
external pullup resistors increase the DC current
through the internal pass-FET, increasing the output
voltage of the device.
Smart-Card Interface
The MAX3395E provides level translation for Class A, B,
and C smart cards. When supply voltage VCCis interrupted due to the disconnection of a smart card, the
device does not latch up. Normal operation resumes
upon restoration of the VCCsupply voltage. The
MAX3395E provides bidirectional level translation on
four I/O lines, making it well suited for buffering and
translating 4-wire serial interfaces.
UCSP Applications Information
For the latest application details on UCSP construction,
dimensions, tape carrier information, PCB techniques,
bump-pad layout, and recommended reflow temperature
profiles, as well as the latest information on reliability testing results, go to Maxim’s web site at www.maxim-
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information,
go to www.maxim-ic.com/packages
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information,
go to www.maxim-ic.com/packages
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information,
go to www.maxim-ic.com/packages
.)
12L, UCSP 4x3.EPS
PACKAGE OUTLINE, 4x3 UCSP
21-0104
1
F
1
MAX3394E/MAX3395E/MAX3396E
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information,
go to www.maxim-ic.com/packages
.)
24L QFN THIN.EPS
MAX3394E/MAX3395E/MAX3396E
Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information,
go to www.maxim-ic.com/packages
±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/
Octal-Level Translators with Speed-Up Circuitry
Boblet
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
20
____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information,
go to www.maxim-ic.com/packages
.)
Revision History
Pages changed at Rev 2: 1–4, 9, 11, 12, 14, 20
5x4 UCSP.EPS
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.