How it Works
MAXIM
Loading...
MAX2064
User Manual
20 pgs3.63 Mb0

MAXIM MAX2064 User Manual

Download
19-5618; Rev 0; 12/10
Dual 50MHz to 1000MHz High-Linearity,
Serial/Analog-Controlled VGA
General Description
Since each of the stages has its own external RF input and RF output, this component can be con­figured to either optimize noise figure (NF) (ampli­fier configured first) or OIP3 (amplifier last). The device’s performance features include 24dB ampli­fier gain (amplifier only), 4.4dB NF at maximum gain (includes attenuator insertion losses), and a high OIP3 level of +41dBm. Each of these features makes the device an ideal VGA for multipath receiver and transmitter applications.
In addition, the device operates from a single +5V supply with full performance, or a +3.3V supply for an enhanced power-savings mode with lower performance. The device is available in a compact 48-pin TQFN package (7mm x 7mm) with an exposed pad. Electrical performance is guaranteed over the extended tempera­ture range, from T
= -40NC to +85NC.
C
Features
S Independently Controlled Dual Paths
S
50MHz to 1000MHz RF Frequency Range
S
Pin-Compatible Family Includes
MAX2062 (Analog/Digital VGA) MAX2063 (Digital-Only VGA)
S
22dB (typ) Maximum Gain
S
0.19dB Gain Flatness Over 100MHz Bandwidth
S
33dB Gain Range
S
49dB Path Isolation (at 200MHz)
S
Built-In 8-Bit DACs for Analog Attenuation Control
S
Excellent Linearity at 200MHz (Configured with
Amp Last) +41dBm OIP3 +59dBm OIP2 +19dBm Output 1dB Compression Point
S
4.4dB Typical Noise Figure (at 200MHz)
S
Single +5V Supply (or +3.3V Operation)
S
Amplifier Power-Down Mode for TDD Applications
MAX2064
Applications
IF and RF Gain Stages
Temperature-Compensation Circuits
M
WCDMA, TD-SCDMA, and cdma2000 Stations
GSM 850/GSM 900 EDGE Base Stations
WiMAXK, LTE, and TD-LTE Base Stations and Customer-Premise Equipment
Fixed Broadband Wireless Access
Wireless Local Loop
Military Systems
SPI is a trademark of Motorola, Inc. cdma2000 is a registered trademark of Telecommunications
Industry Association. WiMAX is a trademark of WiMAX Forum.
Base
Ordering Information
PART TEMP RANGE PIN-PACKAGE
MAX2064ETM+ MAX2064ETM+T
+Denotes a lead(Pb)-free/RoHS-compliant package. *EP = Exposed pad.
T = Tape and reel.
-40NC to +85NC
-40NC to +85NC
48 TQFN-EP* 48 TQFN-EP*
_______________________________________________________________ Maxim Integrated Products 1
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
Dual 50MHz to 1000MHz High-Linearity, Serial/Analog-Controlled VGA
ABSOLUTE MAXIMUM RATINGS
V
CC_AMP_1
PD_1, PD_2, AMPSET to GND .............................-0.3V to +3.6V
A_VCTL_1, A_VCTL_2 to GND .............................-0.3V to +3.6V
DAT, CS, CLK, AA_SP to GND ............................-0.3V to +3.6V
AMP_IN_1, AMP_IN_2 to GND ..........................+0.95V to +1.2V
AMP_OUT_1, AMP_OUT_2 to GND .....................-0.3V to +5.5V
A_ATT_IN_1, A_ATT_IN_2, A_ATT_OUT_1,
A_ATT_OUT_2 to GND ......................................... 0V to +3.6V
MAX2064
REG_OUT to GND ................................................-0.3V to +3.6V
RF Input Power (A_ATT_IN_1, A_ATT_IN_2) ................. +20dBm
Note 1: Based on junction temperature TJ = TC + (qJC x VCC x ICC). This formula can be used when the temperature of the
Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-
Note 3: Junction temperature T
Note 4: T
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
, V
CC_AMP_2
exposed pad is known while the device is soldered down to a PCB. See the Applications Information section for details. The junction temperature must not exceed +150NC.
layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.
known. The junction temperature must not exceed +150NC.
is the temperature on the exposed pad of the package. TA is the ambient temperature of the device and PCB.
C
, V
to GND ..........-0.3V to +5.5V
CC_RG
= TA + (qJA x VCC x ICC). This formula can be used when the ambient temperature of the PCB is
J
RF Input Power (AMP_IN_1, AMP_IN_2) ....................... +18dBm
q
(Notes 1, 2) ......................................................... +12.3NC/W
JC
q
(Notes 2, 3) ............................................................ +38NC/W
JA
Continuous Power Dissipation (Note 1) .............................. 5.3W
Operating Case Temperature Range (Note 4) .. -40NC to +85NC
Junction Temperature .....................................................+150NC
Storage Temperature Range ............................ -65NC to +150NC
Lead Temperature (soldering, 10s) ................................+300NC
Soldering Temperature (reflow) ......................................+260NC
+5V SUPPLY DC ELECTRICAL CHARACTERISTICS
(Typical Application Circuit, VCC = V
= -40NC to +85NC. Typical values are at V
T
C
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
Supply Voltage V Supply Current I Power-Down Current I Input Low Voltage V Input High Voltage V Input Logic Current I
CC_AMP_1
DCPD
IH, IIL
CC
DC
= V
CC_AMP_2
= +5.0V and TC = +25NC, unless otherwise noted.)
CC_
PD_1 = PD_2 = 1, VIH = 3.3V 5.3 8 mA
IL
IH
= V
= +4.75V to +5.25V, AMPSET = 0, PD_1 = PD_2 = 0,
CC_RG
+3.3V SUPPLY DC ELECTRICAL CHARACTERISTICS
(Typical Application Circuit, VCC = V
= -40NC to +85NC. Typical values are at V
T
C
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
Supply Voltage V Supply Current I Power-Down Current I Input Low Voltage V Input High Voltage V
CC_AMP_1
DCPD
CC
DC
= V
CC_AMP_2
= +3.3V and TC = +25NC, unless otherwise noted.)
CC_
PD_1 = PD_2 = 1, VIH = 3.3V 4.5 8 mA
IL
IH
= V
= +3.135V to +3.465V, AMPSET = 1, PD_1 = PD_2 = 0,
CC_RG
4.75 5 5.25 V 143 210 mA
0.5 V
1.7 3.465 V
-1 +1
3.135 3.3 3.465 V
84.7 145 mA
0.5 V
1.7 V
FA
2 ______________________________________________________________________________________
Dual 50MHz to 1000MHz High-Linearity,
Serial/Analog-Controlled VGA
RECOMMENDED AC OPERATING CONDITIONS
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
RF Frequency f
+5V SUPPLY AC ELECTRICAL CHARACTERISTICS (each path, unless otherwise noted)
(Typical Application Circuit, VCC = V RF ports are driven from 50I sources, AMPSET = 0, PD_1 = PD_2 = 0, 100MHz P f values are at maximum gain setting, V
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
Small-Signal Gain G
Gain vs. Temperature -0.006
Gain Flatness vs. Frequency
Noise Figure NF
Total Attenuation Range
Output Second-Order Intercept Point
Path Isolation
Output Third-Order Intercept Point OIP3
CC_AMP_1
CC
OIP2
(Note 5) 50 1000 MHz
RF
= V
CC_AMP_2
= +5.0V, PIN = -20dBm, fRF = 350MHz, and TC = +25NC, unless otherwise noted.) (Note 6)
f
= 50MHz 22.4
RF
= 100MHz 22.3
f
RF
= 200MHz 22.2
f
RF
f
= 350MHz, TC = +25NC
RF
f
= 450MHz 21.7
RF
= 750MHz 21.4
f
RF
= 900MHz 20.6
f
RF
From 100MHz to 200MHz 0.18
Any 100MHz frequency band from 200MHz to 500MHz
= 50MHz 4.4
f
RF
= 100MHz 4.4
f
RF
= 200MHz 4.4
f
RF
= 350MHz 4.6
f
RF
= 450MHz 4.7
f
RF
= 750MHz 5.3
f
RF
= 900MHz 5.7
f
RF
= 350MHz, TC = +25NC
f
RF
P
OUT
RF input 1 amplified power measured at RF output 2 relative to RF output 1, all unused ports terminated to 50I
RF input 2 amplified signal measured at RF output 1 relative to RF output 2, all unused ports terminated to 50I
P
OUT
P
OUT
P
OUT
P
OUT
P
OUT
P
OUT
P
OUT
= V
= 0dBm/tone, Df = 1MHz, f1 + f
= 0dBm/tone, Df = 1MHz, fRF = 50MHz = 0dBm/tone, Df = 1MHz, fRF = 100MHz = 0dBm/tone, Df = 1MHz, fRF = 200MHz = 0dBm/tone, Df = 1MHz, fRF = 350MHz = 0dBm/tone, Df = 1MHz, fRF = 450MHz = 0dBm/tone, Df = 1MHz, fRF = 750MHz = 0dBm/tone, Df = 1MHz, fRF = 900MHz
= +4.75V to +5.25V, attenuators are set for maximum gain,
CC_RG
P 500MHz, TC = -40NC to +85NC. Typical
RF
2
19.5 21.9 23.5
dB/NC
0.19
30 32.9 dB
53.7 dBm
48.7
48.6
46.3
44.2
41.1
37.1
34.9
28.2
24.6
dB
dB
dB
dB
dBm
MAX2064
_______________________________________________________________________________________ 3
Dual 50MHz to 1000MHz High-Linearity, Serial/Analog-Controlled VGA
+5V SUPPLY AC ELECTRICAL CHARACTERISTICS (each path, unless otherwise noted) (continued)
(Typical Application Circuit, VCC = V RF ports are driven from 50I sources, AMPSET = 0, PD_1 = PD_2 = 0, 100MHz P f values are at maximum gain setting, V
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
Output -1dB Compression Point P
MAX2064
Second Harmonic P Third Harmonic P Group Delay Includes EV kit PCB delays 0.9 ns
Amplifier Power-Down Time
Amplifier Power-Up Time
Input Return Loss RL Output Return Loss RL
ANALOG ATTENUATOR (each path, unless otherwise noted)
Insertion Loss IL 2.2 dB
Input Second-Order Intercept Point
Input Third-Order Intercept Point IIP3
Attenuation Range 32.9 dB Gain Control Slope Analog control input -13.3 dB/V Maximum Gain Control Slope Over analog control input range -35.2 dB/V Insertion Phase Change Over analog control input range 16.5 Deg/V
Attenuator Response Time
Group Delay vs. Control Voltage
Analog Control Input Range 0.25 2.75 V Analog Control Input Impedance 19.2 Input Return Loss Output Return Loss
CC_AMP_1
CC
= V
CC_AMP_2
= +5.0V, PIN = -20dBm, fRF = 350MHz, and TC = +25NC, unless otherwise noted.) (Note 6)
1dB
IIP2
fRF = 350MHz, TC = +25NC (Note 7)
OUT
OUT
PD_1 or PD_2 from 0 to 1, amplifier DC supply current settles to within 0.1mA
PD_1 or PD_2 from 1 to 0, amplifier DC supply current settles to within 1%
50I source
IN
50I load
OUT
= 0dBm, P
P
IN1
attenuation), Df = 1MHz, f
P
= 0dBm, P
IN1
attenuation), Df = 1MHz
RF settled to within Q0.5dB
Over analog control input from 0.25V to
2.75V
50I source 50I load
= V
= +3dBm -56.7 dBc = +3dBm -72.4 dBc
= +4.75V to +5.25V, attenuators are set for maximum gain,
CC_RG
P 500MHz, TC = -40NC to +85NC. Typical
RF
17 18.7 dBm
0.5
0.5
16.8 dB
30.7 dB
= 0dBm (minimum
IN2
+ f
1
2
= 0dBm (minimum
IN2
31dB to 0dB, AA_SP = 0, from A_VCTL_ step
31dB to 0dB, AA_SP = 1, from CS step
0dB to 31dB, AA_SP = 0, from A_VCTL_ step
0dB to 31dB, AA_SP = 1, from CS step
61.9 dBm
37.0 dBm
500
500
500
500
-0.26 ns
16.0 dB
15.9 dB
Fs
Fs
ns
kI
4 ______________________________________________________________________________________
Dual 50MHz to 1000MHz High-Linearity,
Serial/Analog-Controlled VGA
+5V SUPPLY AC ELECTRICAL CHARACTERISTICS (each path, unless otherwise noted) (continued)
(Typical Application Circuit, VCC = V RF ports are driven from 50I sources, AMPSET = 0, PD_1 = PD_2 = 0, 100MHz P f values are at maximum gain setting, V
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
D/A CONVERTER
Number of Bits 8 Bits
Output Voltage
SERIAL PERIPHERAL INTERFACE (SPI)
Maximum Clock Speed 20 MHz Data-to-Clock Setup Time t Data-to-Clock Hold Time t Clock-to-CS Setup Time
CS Positive Pulse Width CS Setup Time
Clock Pulse Width t
CC_AMP_1
CC
= V
CC_AMP_2
= +5.0V, PIN = -20dBm, fRF = 350MHz, and TC = +25NC, unless otherwise noted.) (Note 6)
DAC code = 00000000 0.35 DAC code = 11111111 2.7
CS
CH
t
ES
t
EW
t
EWS
CW
= V
= +4.75V to +5.25V, attenuators are set for maximum gain,
CC_RG
P 500MHz, TC = -40NC to +85NC. Typical
RF
2 ns
2.5 ns 3 ns 7 ns
3.5 ns 5 ns
V
MAX2064
+3.3V SUPPLY AC ELECTRICAL CHARACTERISTICS (each path, unless otherwise noted)
(Typical Application Circuit, VCC = V gain, RF ports are driven from 50I sources, AMPSET = 1, PD_1 = PD_2 = 0, 100MHz P f values are at maximum gain setting, V
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
Small-Signal Gain G 21.8 dB Output Third-Order Intercept Point OIP3 P Noise Figure NF 4.8 dB
Total Attenuation Range 32.9 dB
Path Isolation
Output -1dB Compression Point P
Note 5: Operation outside this range is possible, but with degraded performance of some parameters. See the Typical Operating
Characteristics.
Note 6: All limits include external component losses. Output measurements are performed at the RF output port of the Typical
Application Circuit.
Note 7: It is advisable not to continuously operate the RF input 1 or RF input 2 above +15dBm.
CC_AMP_1
CC
= V
CC_AMP_2
= +3.3V, PIN = -20dBm, fRF = 350MHz, and T
= 0dBm/tone 29.1 dBm
OUT
RF input 1 amplified power measured at RF output 2 relative to RF output 1, all unused ports terminated to 50I
RF input 2 amplified signal measured at RF output 1 relative to RF output 2, all unused ports terminated to 50I
1dB
(Note 7) 13.2 dBm
= V
= +3.135V to +3.465V, attenuators are set for maximum
CC_RG
P 500MHz, T
RF
= +25NC, unless otherwise noted.) (Note 6)
C
= -40NC to +85NC. Typical
C
48.1
dB
48.2
_______________________________________________________________________________________ 5
Dual 50MHz to 1000MHz High-Linearity,
GAIN OVER ANALOG ATTENUATOR
GAIN vs. ANALOG ATTENUATOR
INPUT MATCH vs. ANALOG
OUTPUT MATCH vs. ANALOG
Serial/Analog-Controlled VGA
Typical Operating Characteristics
(Typical Application Circuit, VCC = V
CC_AMP_1
driven from 50I sources, AMPSET = 0, PD_1 = PD_2 = 0, P
= V
CC_AMP_2
= V
= -20dBm, fRF = 350MHz, and TC = +25NC, unless otherwise noted.)
IN
= +5V, attenuators are set for maximum gain, RF ports are
CC_RG
SUPPLY CURRENT vs. SUPPLY VOTAGE
165
MAX2064
TC = -40°C
155
145
SUPPLY CURRENT (mA)
135
125
4.750 5.250
TC = +85°C
SETTING VS. RF FREQUENCY
24
19
14
DAC CODE 32
9
4
-1
GAIN OVER ANALOG
-6
ATTENENUATOR SETTING (dB)
-11
-16 50 1050
DAC CODE 64
DAC CODE 128
RF FREQUENCY (MHz)
TC = +25°C
VCC (V)
DAC CODE 255
5.1255.0004.875
DAC CODE 0
850650250 450
MAX2064 toc01
MAX2064 toc04
24
23
22
21
GAIN (dB)
20
19
18
TC = -40°C
TC = +85°C
50 1050
NOTCH DUE TO SELF-RESONANCE OF BIAS COIL (SEE TABLE 4)
TC = +25°C
RF FREQUENCY (MHz)
GAIN vs. ANALOG ATTENUATOR
SETTING
24
GAIN vs. RF FREQUENCY
19
14
9
4
GAIN (dB)
-1
-6
-11
-16 0 256
1000MHz
ANALOG ATTENUATOR SETTING (DAC CODE)
50MHz
350MHz
850650450250
200MHz
22419232 64 96 128 160
MAX2064 toc02
MAX2064 toc05
24
23
22
21
GAIN (dB)
20
19
18
VCC = 4.75V, 5.00V, 5.25V
50 1050
RF FREQUENCY (MHz)
GAIN vs. ANALOG ATTENUATOR
SETTING
24
19
GAIN vs. RF FREQUENCY
14
9
4
GAIN (dB)
-1
-6
-11
-16 0 256
ANALOG ATTENUATOR SETTING (DAC CODE)
TC = -40°C, +25°
MAX2064 toc03
850650450250
RF = 350MHz
MAX2064 toc06
C, +85°C
22419232 64 96 128 160
24
SETTING
19
14
9
4
GAIN (dB)
-1
-6
-11
-16 0 256
ANALOG ATTENUATOR SETTING (DAC CODE)
VCC = 4.75V, 5.00V, 5.25V
RF = 350MHz
22419232 64 96 128 160
MAX2064 toc07
INPUT MATCH (dB)
0
-5
-10
-15
-20
-25
-30
-35
ATTENUATOR SETTING
50MHz
350MHz
0 256
ANALOG ATTENUATOR SETTING (DAC CODE)
1000MHz
200MHz
224192160128966432
-5
MAX2064 toc08
-10
-15
-20
OUTPUT MATCH (dB)
-25
-30
-35
0
50MHz
0 256
ANALOG ATTENUATOR SETTING (DAC CODE)
6 ______________________________________________________________________________________
ATTENUATOR SETTING
1000MHz
200MHz
350MHz
MAX2064 toc09
224192160128966432
Dual 50MHz to 1000MHz High-Linearity,
1050
REVERSE ISOLATION OVER ANALOG
S21 PHASE CHANGE vs. ANALOG
S21 PHASE CHANGE (DEGREES)
OUTPUT P
(dBm)
Serial/Analog-Controlled VGA
Typical Operating Characteristics (continued)
(Typical Application Circuit, VCC = V
CC_AMP_1
driven from 50I sources, AMPSET = 0, PD_1 = PD_2 = 0, P
= V
CC_AMP_2
= V
= -20dBm, fRF = 350MHz, and TC = +25NC, unless otherwise noted.)
IN
= +5V, attenuators are set for maximum gain, RF ports are
CC_RG
MAX2064
CHANNEL–TO–CHANNEL ISOLATION
vs. RF FREQUENCY
10
20
30
40
50
60
70
CHANNEL–TO–CHANNEL ISOLATION (dB)
80
50
BOTH ANALOG
ATTENUATORS = CODE 255
BOTH ANALOG
ATTENUATORS = CODE 0
RF FREQUENCY (MHz)
NOISE FIGURE vs. RF FREQUENCY
8
7
TC = +85°C
6
5
NOISE FIGURE (dB)
4
3
2
50 1050
TC = +25°C
TC = -40°C
RF FREQUENCY (MHz)
ATTENUATOR SETTING vs. RF FREQUENCY
MAX2064 toc11
80
60
40
20
0
-20
-40
-60
30
40
MAX2064 toc10
50
60
70
REVERSE ISOLATION OVER
ANALOG ATTENUATOR SETTING
80
90
850650450250
50 1050
DAC CODE 0
DAC CODE 255
850650450250
RF FREQUENCY (MHz)
NOISE FIGURE vs. RF FREQUENCY
8
7
MAX2064 toc13
6
5
NOISE FIGURE (dB)
4
3
850650450250
2
50 1050
VCC = 4.75V, 5.00V, 5.25V
850650450250
RF FREQUENCY (MHz)
MAX2064 toc14
1dB
21
19
17
15
13
11
ATTENUATOR SETTING
REFERENCED TO HIGH GAIN STATE
POSITIVE PHASE = ELECTRICALLY SHORTER
1000MHz
50MHz
0 256
ANALOG ATTENUATOR SETTING (DAC CODE)
OUTPUT P
TC = +85°C
50 1050
vs. RF FREQUENCY
1dB
TC = -40°C
TC = +25°C
RF FREQUENCY (MHz)
350MHz
200MHz
224192160128966432
850650450250
MAX2064 toc12
MAX2064 toc15
21
19
(dBm)
1dB
OUTPUT P
17
15
13
11
OUTPUT P
VCC = 4.75V
50 1050
vs. RF FREQUENCY
1dB
VCC = 5.25V
VCC = 5.00V
RF FREQUENCY (MHz)
850650450250
_______________________________________________________________________________________ 7
MAX2064 toc16
OUTPUT IP3 (dBm)
OUTPUT IP3 vs. RF FREQUENCY
50
45
40
35
30
25
20
TC = +85°C
50 1050
RF FREQUENCY (MHz)
P
OUT
TC = -40°C
TC = +25°C
= 0dBm/TONE
850650450250
MAX2064 toc17
OUTPUT IP3 (dBm)
OUTPUT IP3 vs. RF FREQUENCY
50
45
40
35
30
25
20
50 1050
VCC = 5.25V
VCC = 5.00V
VCC = 4.75V
RF FREQUENCY (MHz)
P
= 0dBm/TONE
OUT
850650450250
MAX2064 toc18
Dual 50MHz to 1000MHz High-Linearity,
2nd HARMONIC vs. ANALOG
ATTENUATOR SETTING
MAX2064 toc22
2nd HARMONIC (dBc)
50
55
60
65
70
45
ANALOG ATTENUATOR SETTING (DAC CODE)
2241921601289664320 256
P
OUT
= 0dBm
RF = 350MHz
TC = +25°C
TC = -40°C
TC = +85°C
OIP2 (dBm)
Serial/Analog-Controlled VGA
Typical Operating Characteristics (continued)
(Typical Application Circuit, VCC = V
CC_AMP_1
driven from 50I sources, AMPSET = 0, PD_1 = PD_2 = 0, P
= V
CC_AMP_2
= V
= -20dBm, fRF = 350MHz, and TC = +25NC, unless otherwise noted.)
IN
= +5V, attenuators are set for maximum gain, RF ports are
CC_RG
OUTPUT IP3 vs. ANALOG
ATTENUATOR SETTING
50
MAX2064
45
TC = -40°C
LSB, USB
40
35
OUTPUT IP3 (dBm)
30
25
20
TC = +85°C
LSB, USB
P
= -3dBm/TONE
OUT
RF = 350MHz
ANALOG ATTENUATOR SETTING (DAC CODE)
TC = +25°C
LSB, USB
2241921601289664320 256
MAX2064 toc19
2nd HARMONIC (dBc)
100
3rd HARMONIC (dBc)
2nd HARMONIC vs. RF FREQUENCY
70
60
50
TC = -40°C
40
30
TC = +85°C
TC = +25°C
RF FREQUENCY (MHz)
3rd HARMONIC vs. RF FREQUENCY
90
80
70
60
TC = -40°C
TC = +25°C
TC = +85°C
P
= 3dBm
OUT
85065045025050 1050
P
= 3dBm
OUT
70
MAX2064 toc20
60
50
2nd HARMONIC (dBc)
40
30
0
100
MAX2064 toc23
90
80
70
3rd HARMONIC (dBc)
60
2nd HARMONIC vs. RF FREQUENCY
P
= 3dBm
OUT
VCC = 5.25V
VCC = 5.00V
VCC = 4.75V
85065045025050 1050
RF FREQUENCY (MHz)
3rd HARMONIC vs. RF FREQUENCY
P
= 3dBm
OUT
VCC = 5.25V
VCC = 5.00V
VCC = 4.75V
MAX2064 toc21
MAX2064 toc24
50
85065045025050 1050
RF FREQUENCY (MHz)
50
RF FREQUENCY (MHz)
3rd HARMONIC vs. ANALOG
90
ATTENUATOR SETTING
TC = +25°C
80
70
TC = +85°C
3rd HARMONIC (dBc)
60
50
ANALOG ATTENUATOR SETTING (DAC CODE)
TC = -40°C
P
OUT
RF = 350MHz
= 0dBm
2241921601289664320 256
MAX2064 toc25
0
70
60
50
OIP2 (dBm)
40
30
20
OIP2 vs. RF FREQUENCY
P
OUT
TC = +85°C
TC = +25°C
TC = -40°C
RF FREQUENCY (MHz)
= 0dBm/TONE
85065045025050 1050
MAX2064 toc26
0
70
60
50
40
30
OIP2 vs. RF FREQUENCY
VCC = 5.25V
VCC = 5.00V
VCC = 4.75V
RF FREQUENCY (MHz)
8 ______________________________________________________________________________________
P
= 0dBm/TONE
OUT
85065045025050 1050
MAX2064 toc27
85065045025050 1050
Dual 50MHz to 1000MHz High-Linearity,
DAC VOLTAGE DRIFT (V)
MAX2064 toc32
RF FREQUENCY (MHz)
RF FREQUENCY (MHz)
Serial/Analog-Controlled VGA
Typical Operating Characteristics (continued)
(Typical Application Circuit, VCC = V
CC_AMP_1
driven from 50I sources, AMPSET = 0, PD_1 = PD_2 = 0, P
OIP2 vs. ANALOG
ATTENUATOR SETTING
65
60
55
OIP2 (dBm)
50
45
TC = +25°C
TC = -40°C
TC = +85°C
P
= -3dBm/TONE
OUT
RF = 350MHz
MAX2064 toc28
DAC VOLTAGE (V)
= V
CC_AMP_2
3.0
2.5
2.0
2.5
1.0
1.5
= V
= -20dBm, fRF = 350MHz, and TC = +25NC, unless otherwise noted.)
IN
DAC VOLTAGE vs. DAC CODE
= +5V, attenuators are set for maximum gain, RF ports are
CC_RG
DAC VOLTAGE vs. DAC CODE
3.0
2.5
MAX2064 toc29
2.0
1.5
TC = -40°C, +25°C, +85°C
DAC VOLTAGE (V)
1.0
0.5
V
= 4.75V, 5.00V, 5.25V
CC
MAX2064
MAX2064 toc30
40
ANALOG ATTENUATOR SETTING (DAC CODE)
0.05
0.04
0.03
0.02
0.01
-0.01
-0.02
DAC VOLTAGE DRIFT (V)
-0.03
-0.04
-0.05
-1
-2
2241921601289664320 256
0
0 256
DAC VOLTAGE DRIFT vs. DAC CODE
TC CHANGED FROM
+25°C TO -40°C
0
TC CHANGED FROM
+25°C TO +85°C
0 256
DAC CODE
GAIN vs. RF FREQUENCY
(ANALOG ATTENUATOR ONLY)
0
TC = -40°C
224192160128966432
DAC CODE
0
0 256
DAC CODE
224192160128966432
DAC VOLTAGE DRIFT vs. DAC CODE
0.0100
0.0075
MAX2064 toc31
0.0050
0.0025
-0.0025
-0.0050
-0.0075
224192128 16064 9632
-0.0100
VCC CHANGED FROM
5.00V TO 5.25V
0
VCC CHANGED FROM
5.00V TO 4.75V
224192128 16064 96320 256
DAC CODE
GAIN vs. RF FREQUENCY
(ANALOG ATTENUATOR ONLY)
0
MAX2064 toc33
-1
-2
MAX2064 toc34
GAIN (dB)
-3
-4
-5
TC = +85°C
50 1050
TC = +25°C
850650450250
GAIN (dB)
-3
-4
-5 50 1050
VCC = 4.75V, 5.00V, 5.25V
850650450250
_______________________________________________________________________________________ 9
Dual 50MHz to 1000MHz High-Linearity,
GAIN (dB)
GAIN (dB)
Serial/Analog-Controlled VGA
Typical Operating Characteristics (continued)
(Typical Application Circuit, VCC = V
CC�AMP�1
driven from 50I sources, AMPSET = 1, PD_1 = PD_2 = 0, P
 = V
CC�AMP�2
 = V
= -20dBm, fRF = 350MHz, and TC = +25NC, unless otherwise noted.)
IN
 = +3.3V, attenuators are set for maximum gain, RF ports are
CC�RG
SUPPLY CURRENT vs. SUPPLY VOLTAGE
110
100
MAX2064
90
80
SUPPLY CURRENT (mA)
70
60
3.1 3.5
TC = +25°C
TC = +85°C
GAIN OVER ANALOG ATTENUATOR
SETTING vs. RF FREQUENCY
24
19
14
-1
-6
-11
GAIN OVER ANALOG ATTENUATOR SETTING (dB)
-16
DAC CODE 32
9
4
DAC CODE 128 DAC CODE 225
VCC = 3.3V
50 1050
RF FREQUENCY (MHz)
GAIN vs. ANALOG ATTENUATOR SETTING
24
19
14
9
4
GAIN (dB)
-1
-6
VCC = 3.135V, 3.30V, 3.465V
-11
-16
ANALOG ATTENUATOR SETTING (DAC CODE)
TC = -40°C
VCC (V)
DAC CODE 0
DAC CODE 64
3.43.33.2
850650250 450
RF = 350MHz
22419232 64 96 128 1600 256
MAX2064 toc35
GAIN (dB)
MAX2064 toc38
GAIN (dB)
MAX2064 toc41
INPUT MATCH (dB)
24
23
22
21
20
19
18
TC = -40°C
TC = +25°C
TC = +85°C
50 1050
RF FREQUENCY (MHz)
VCC = 3.3V
850650450250
GAIN vs. ANALOG ATTENUATOR SETTING
GAIN vs. RF FREQUENCY
24
19
14
9
4
-1
-6
-11
-16
ANALOG ATTENUATOR SETTING (DAC CODE)
50MHz
200MHz
1000MHz
VCC = 3.3V
350MHz
INPUT MATCH vs. ANALOG
ATTENUATOR SETTING
0
-5 1000MHz
-10
-15
-20
-25
-30
-35 0 256
350MHz
200MHz
50MHz
ANALOG ATTENUATOR SETTING (DAC CODE)
VCC = 3.3V
22419232 64 96 128 1600 256
224192160128966432
24
23
MAX2064 toc36
22
21
20
19
18
24
19
MAX2064 toc39
14
-1
-6
-11
-16
0
-5
MAX2064 toc42
-10
-15
-20
OUTPUT MATCH (dB)
-25
-30
-35
GAIN vs. RF FREQUENCY
VCC = 3.465V
VCC = 3.135V
50 1050
VCC = 3.30V
850650450250
RF FREQUENCY (MHz)
GAIN vs. ANALOG ATTENUATOR SETTING
VCC = 3.3V
RF = 350MHz
9
4
TC = -40°C, +25°C, +85°C
22419232 64 96 128 1600 256
ANALOG ATTENUATOR SETTING (DAC CODE)
OUTPUT MATCH vs. ANALOG
ATTENUATOR SETTING
1000MHz
350MHz
200MHz
50MHz
0 256
ANALOG ATTENUATOR SETTING (DAC CODE)
VCC = 3.3V
224192160128966432
MAX2064 toc37
MAX2064 toc40
MAX2064 toc43
10     �������������������������������������������������������������������������������������
Dual 50MHz to 1000MHz High-Linearity,
OUTPUT IP3 (dBm)
Serial/Analog-Controlled VGA
Typical Operating Characteristics (continued)
(Typical Application Circuit, VCC = V
CC_AMP_1
driven from 50I sources, AMPSET = 1, PD_1 = PD_2 = 0, P
= V
CC_AMP_2
= V
= -20dBm, fRF = 350MHz, and TC = +25NC, unless otherwise noted.)
IN
= +3.3V, attenuators are set for maximum gain, RF ports are
CC_RG
MAX2064
NOISE FIGURE vs. RF FREQUENCY
8
VCC = 3.3V
7
6
5
NOISE FIGURE (dB)
4
3
2
50 1050
OUTPUT P
16
VCC = 3.135V
14
12
(dBm)
VCC = 3.30V
1dB
10
8
OUTPUT P
6
TC = +85°C
TC = +25°C
RF FREQUENCY (MHz)
vs. RF FREQUENCY
1dB
VCC = 3.465V
TC = -40°C
NOISE FIGURE vs. RF FREQUENCY
8
MAX2064 toc44
850650450250
7
VCC = 3.30V
6
VCC = 3.135V
5
NOISE FIGURE (dB)
4
3
2
50 1050
VCC = 3.465V
RF FREQUENCY (MHz)
850650450250
MAX2064 toc45
OUTPUT IP3 vs. RF FREQUENCY
MAX2064 toc47
OUTPUT IP3 (dBm)
40
35
30
25
20
15
TC = -40°C
TC = +85°C
P
= 0dBm/TONE
OUT
TC = +25°C
VCC = 3.3V
MAX2064 toc48
OUTPUT P
16
14
12
(dBm)
1dB
10
8
OUTPUT P
6
4
50 1050
vs. RF FREQUENCY
1dB
TC = +25°C
RF FREQUENCY (MHz)
TC = -40°C
TC = +85°C
OUTPUT IP3 vs. RF FREQUENCY
40
VCC = 3.465V
35
30
25
20
15
VCC = 3.30V
VCC = 3.135V
P
= 0dBm/TONE
OUT
VCC = 3.3V
MAX2064 toc46
850650450250
MAX2064 toc49
4
50 1050
RF FREQUENCY (MHz)
OUTPUT IP3 vs. ANALOG
ATTENUATOR SETTING
40
RF = 350MHz
35
TC = -40°C LSB, USB
30
OUTPUT IP3 (dBm)
25
TC = +85°C LSB, USB
20
0 256
ANALOG ATTENUATOR SETTING (DAC CODE)
P
= -3dBm/TONE
OUT
= 3.3V
V
CC
TC = +25°C LSB, USB
______________________________________________________________________________________ 11
850650450250
10
50 1050
RF FREQUENCY (MHz)
850650450250
2nd HARMONIC vs. RF FREQUENCY
75
65
MAX2064 toc50
55
45
35
2nd HARMONIC (dBc)
25
224192160128966432
15
50 1050
TC = +25°C
TC = -40°C
RF FREQUENCY (MHz)
P
= 3dBm
OUT
= 3.3V
V
CC
TC = +85°C
850650450250
10
75
65
MAX2064 toc51
55
45
35
2nd HARMONIC (dBc)
25
15
50 1050
RF FREQUENCY (MHz)
850650450250
2nd HARMONIC vs. RF FREQUENCY
P
= 3dBm
OUT
VCC = 3.30V
VCC = 3.465V
VCC = 3.135V
50 1050
RF FREQUENCY (MHz)
850650450250
MAX2064 toc52
Dual 50MHz to 1000MHz High-Linearity, Serial/Analog-Controlled VGA
Typical Operating Characteristics (continued)
(Typical Application Circuit, VCC = V
CC_AMP_1
driven from 50I sources, AMPSET = 1, PD_1 = PD_2 = 0, P
= V
CC_AMP_2
= V
= -20dBm, fRF = 350MHz, and TC = +25NC, unless otherwise noted.)
IN
= +3.3V, attenuators are set for maximum gain, RF ports are
CC_RG
2nd HARMONIC vs. ANALOG
ATTENUATOR SETTING
60
RF = 350MHz
MAX2064
55
50
2nd HARMONIC (dBc)
45
40
0 256
ANALOG ATTENUATOR SETTING (DAC CODE)
TC = +25°C
TC = -40°C
P
OUT
V
CC
TC = +85°C
75
RF = 350MHz
70
65
60
3rd HARMONIC (dBc)
55
3rd HARMONIC vs. RF FREQUENCY
MAX2064 toc53
3rd HARMONIC (dBc)
80
70
60
50
40
30
50 1050
= 0dBm
= 3.3V
224192160128966432
3rd HARMONIC vs. ANALOG
ATTENUATOR SETTING
P
= 0dBm
OUT
= 3.3V
V
TC = -40°C
TC = +25°C
TC = +85°C
CC
TC = -40°C
TC = +85°C
RF FREQUENCY (MHz)
MAX2064 toc56
OIP2 (dBm)
TC = +25°C
70
60
50
40
30
P
= 3dBm
OUT
= 3.3V
V
CC
850650450250
MAX2064 toc54
OIP2 vs. RF FREQUENCY
TC = +25°C
TC = +85°C
TC = -40°C
3rd HARMONIC vs. RF FREQUENCY
80
70
VCC = 3.30V
60
50
3rd HARMONIC (dBc)
40
30
P
OUT
VCC = 3.135V
VCC = 3.465V
50 1050
RF FREQUENCY (MHz)
= 0dBm/TONE
= 3.3V
V
CC
MAX2064 toc57
P
= 3dBm
OUT
MAX2064 toc55
850650450250
50
ANALOG ATTENUATOR SETTING (DAC CODE)
OIP2 vs. RF FREQUENCY
70
60
50
OIP2 (dBm)
40
30
20
VCC = 3.465V
VCC = 3.135V
50 1050
RF FREQUENCY (MHz)
P
OUT
VCC = 3.30V
= 0dBm/TONE
2241921601289664320 256
850650450250
MAX2064 toc58
20
50 1050
RF FREQUENCY (MHz)
OIP2 vs. ANALOG ATTENUATOR SETTING
60
RF = 350MHz
50
OIP2 (dBm)
40
TC = +25°C
30
0 256
ANALOG ATTENUATOR SETTING (DAC CODE)
TC = +85°C
TC = -40°C
P
= -3dBm/TONE
OUT
850650450250
= 3.3V
V
CC
MAX2064 toc59
224192160128966432
12 _____________________________________________________________________________________
Dual 50MHz to 1000MHz High-Linearity,
Serial/Analog-Controlled VGA
Pin Configuration
TOP VIEW
MAX2064
V
CC_AMP_1
A_ATT_OUT_1
A_VCTL_1
AA_SP
A_ATT_IN_1
GND
GND
GND
GND
GND
GND
GND
AMP_IN_1
PD_1
GND
35
34 33 32 31 30 29 28 27
36
37
38
39
40
41
42
43
44
45
46
47
48
+
2
3 4 5 6 7 8 9 10
1
GND
GND
GND
GND
GND
AMPSET
AMP_OUT_1
MAX2064
CLK
DAT
AMP_OUT_2
REG_OUT
CS
CC_RG
V
GND
GND
PD_2
GND
AMP_IN_2
26
EP
11
GND
GND
25
V
24
CC_AMP_2
A_ATT_OUT_2
23
22
A_VCTL_2
21
GND
A_ATT_IN_2
20
GND
19
18
GND
17
GND
16
GND
GND
15
GND
14
13
GND
12
GND
TQFN
Pin Description
PIN NAME FUNCTION
1–4, 9–19, 21,
25, 28, 33, 36,
42–48
5 DAT SPI Data Digital Input 6 CLK SPI Clock Digital Input 7
8 V
20 A_ATT_IN_2
22 A_VCTL_2
23 A_ATT_OUT_2
24 V
26 AMP_IN_2
27 PD_2 Power-Down, Path 2. See Table 2 for operation details. 29 AMP_OUT_2
GND Ground
CS
CC_RG
SPI Chip-Select Digital Input Regulator Supply Input. Connect to a 3.3V or 5V external power supply. V
except for the driver amplifiers. Bypass with a 10nF capacitor as close as possible to the pin.
Analog Attenuator Input (50I), Path 2. Requires a 1000pF DC-blocking capacitor. Analog Attenuator Voltage-Control Input, Path 2. Bypass to ground with a 150pF capacitor
if DAC 2 is used (AA_SP = 1). Analog Attenuator Output (50I), Path 2. Requires a DC-blocking capacitor. Connect to
AMP_IN_2 through a 1000pF capacitor.
CC_AMP_2
Driver Amplifier Supply-Voltage Input, Path 2. Bypass with a 10nF capacitor as close as possible to the pin.
Driver Amplifier Input (50I), Path 2. Requires a DC-blocking capacitor. Connect to A_ATT_OUT_2 through a 1000pF capacitor.
Driver Amplifier Output (50I), Path 2. Connect a pullup inductor from AMP_OUT_2 to V
powers all circuits
CC_RG
CC_.
______________________________________________________________________________________ 13
Dual 50MHz to 1000MHz High-Linearity, Serial/Analog-Controlled VGA
Pin Description (continued)
PIN NAME FUNCTION
30 REG_OUT
31 AMPSET
32 AMP_OUT_1
MAX2064
34 PD_1 Power-Down, Path 1. See Table 2 for operation details.
35 AMP_IN_1
37 V
38 A_ATT_OUT_1
39 A_VCTL_1
40 AA_SP
41 A_ATT_IN_1
— EP
CC_AMP_1
Regulator Output. Bypass with 1FF capacitor.
Driver Amplifier Bias Setting for 3.3V Operation. Set to logic 1 for 3.3V operation on pins V
CC_AMP_1
Driver Amplifier Output (50I), Path 1. Connect a pullup inductor from AMP_OUT_1 to V
Driver Amplifier Input (50I), Path 1. Requires a DC-blocking capacitor. Connect to A_ATT_OUT_1 through a 1000pF capacitor.
Driver Amplifier Supply Voltage Input, Path 1. Bypass with a 10nF capacitor as close as possible to the pin.
Analog Attenuator Output (50I), Path 1. Requires a DC-blocking capacitor. Connect to AMP_IN_1 through a 1000pF capacitor.
Analog Attenuator Voltage-Control Input, Path 1. Bypass to ground with a 150pF capacitor if on-chip DAC is used (AA_SP = 1).
DAC Enable/Disable Logic Input for Analog Attenuators. Set AA_SP to logic 1 to enable on-chip DAC circuit and digital SPI control. Set AA_SP to logic 0 to disable DAC circuit and digital SPI control. When AA_SP = 0, use analog control lines (A_VCTL_1 and A_VCTL_2).
Analog Attenuator Input (50I), Path 1. Requires a 1000pF DC-blocking capacitor.
Exposed Pad. Internally connected to GND. Connect to a large PCB ground plane for proper RF performance and enhanced thermal dissipation.
and V
CC_AMP_2
. Set to logic 0 for 5V operation.
CC_.
Detailed Description
The MAX2064 high-linearity analog VGA is a gener­al-purpose, high-performance amplifier designed to interface with 50I systems operating in the 50MHz to 1000MHz frequency range.
Each channel of the device integrates an analog attenua­tor to provide 33dB of total gain control, as well as a driver amplifier optimized to provide high gain, high IP3, low NF, and low power consumption.
Each analog attenuator is controlled using an external voltage or through the SPI-compatible interface using an on-chip 8-bit DAC. See the Applications Information section and Table 3 for attenuator programming details.
Because each of the two stages in the separate signal paths has its own RF input and RF output, this compo­nent can be configured to either optimize NF (amplifier configured first) or OIP3 (amplifier last). The device’s per­formance features include 24dB amplifier gain (amplifier only), 4.4dB NF at maximum gain (includes attenuator insertion losses), and a high OIP3 level of +41dBm. Each of these features makes the device an ideal VGA for mul-
In addition, the device operates from a single +5V supply with full performance, or a +3.3V supply for an enhanced power-savings mode with lower performance. The device is available in a compact 48-pin TQFN pack­age (7mm x 7mm) with an exposed pad. Electrical per­formance is guaranteed over the extended temperature range, from T
= -40NC to +85NC.
C
Analog Attenuator Control
The device integrates two analog attenuators. Each analog attenuator has a 33dB range and is controlled using an external voltage, or through the 3-wire SPI inter­face using an on-chip 8-bit DAC. See the Applications Information section and Table 3 for attenuator program­ming details. The attenuators can be used for both static and dynamic power control.
tipath receiver and transmitter applications.
14 _____________________________________________________________________________________
Dual 50MHz to 1000MHz High-Linearity,
Serial/Analog-Controlled VGA
Table 1. Control Logic
AA_SP ANALOG ATTENUATOR D/A CONVERTER
0 Controlled by external control voltage Disabled
1 Controlled by on-chip DAC
Enabled (DAC output voltage shows on A_VCTL__ pins); DAC uses on-chip voltage reference
MAX2064
Table 2. Operating Modes
RESULT VCC (V) AMP_SET PD_1 PD_2
All on
AMP1 off AMP2 on
AMP1 on AMP2 off
All off
Each path of the device includes a high-performance driver with a fixed gain of 24dB. The driver amplifier circuits are optimized for high linearity for the 50MHz to 1000MHz frequency range.
5 0 0 0
3.3 1 0 0 5 0 1 0
3.3 1 1 0 5 0 0 1
3.3 1 0 1 5 0 1 1
3.3 1 1 1
Driver Amplifier
MSB LSB
DAT
DN D1 D0D(N-1)
Applications Information
Operating Modes
The device features an optional +3.3V supply volt­age operation with reduced linearity performance. The AMPSET pin needs to be biased accordingly in each mode, as listed in Table 2. In addition, the driver amplifiers can be shut down independently to conserve DC power. See the biasing scheme outlined in Table 2 for details.
SPI Interface and Attenuator Settings
The attenuators can be programmed through the 3-wire SPI/MICROWIREK-compatible serial interface using 5-bit words. Fifty-six bits of data are shifted in MSB first and are framed by CS. The first 28 bits set the first atten­uator and the following 28 bits set the second attenuator. When CS is low, the clock is active and data is shifted on the rising edge of the clock. When CS transitions high, the data is latched and the attenuator setting changes (Figure 1). See Table 3 for details on the SPI data format.
CLK
t
CS
t
EWS
NOTES:
DATA ENTERED ON CLOCK RISING EDGE. ATTENUATOR REGISTER STATE CHANGE ON CS RISING EDGE. N = NUMBER OF DATA BITS. D0 IS AN ADDRESS BIT, D1/DN ARE DATA BITS (WHERE N P 20).
Figure 1. SPI Timing Diagram
MICROWIRE is a trademark of National Semiconductor Corp.
______________________________________________________________________________________ 15
CS
t
t
CH
CW
t
ES
t
EW
Dual 50MHz to 1000MHz High-Linearity, Serial/Analog-Controlled VGA
Table 3. SPI Data Format
FUNCTION BIT DESCRIPTION
D55 (MSB)
D54 D53 D52
MAX2064
Reserved
On-Chip DAC (Path 2)
D51 D50 D49 D48 D47 D46 D45 D44 D43 D42 D41 D40 D39 D38 D37 D36 D35 Bit 7 (MSB) of on-chip DAC used to program the Path 2 analog attenuator D34 Bit 6 of DAC D33 Bit 5 of DAC D32 Bit 4 of DAC D31 Bit 3 of DAC D30 Bit 2 of DAC D29 Bit 1 of DAC D28 Bit 0 (LSB) of DAC
Bits D[55:36] are reserved. Set to logic 0.
16 _____________________________________________________________________________________
Dual 50MHz to 1000MHz High-Linearity,
Serial/Analog-Controlled VGA
Table 3. SPI Data Format (continued)
FUNCTION BIT DESCRIPTION
D27 D26 D25 D24 D23 D22 D21 D20 D19
Reserved
On-Chip DAC (Path 1)
D18 D17 D16 D15 D14 D13 D12 D11 D10
D9 D8 D7 Bit 7 (MSB) of on-chip DAC used to program the Path 1 analog attenuator D6 Bit 6 of DAC D5 Bit 5 of DAC D4 Bit 4 of DAC D3 Bit 3 of DAC D2 Bit 2 of DAC D1 Bit 1 of DAC
D0 (LSB) Bit 0 (LSB) of DAC
Bits D[27:8] are reserved. Set to logic 0.
MAX2064
______________________________________________________________________________________ 17
Dual 50MHz to 1000MHz High-Linearity, Serial/Analog-Controlled VGA
Power-Supply Sequencing
The sequence to be used is:
1) Power supply
2) Control lines
Layout Considerations
The pin configuration of the device is optimized to facili­tate a very compact physical layout of the device and its
MAX2064
associated discrete components. The exposed pad (EP)
the PCB on which the device is mounted be designed to conduct heat from the EP. In addition, provide the EP with a low inductance path to electrical ground. The EP MUST be soldered to a ground plane on the PCB, either directly or through an array of plated via holes. The lay­out of the PCB should include proper top-layer ground shielding to isolate the amplifier’s inputs and outputs from each other. Shielding between the paths (inputs and outputs) is important for channel-to-channel isolation.
of the device’s 48-pin TQFN-EP package provides a low thermal-resistance path to the die. It is important that
Table 4. Typical Application Circuit Component Values
DESIGNATION QTY DESCRIPTION COMPONENT SUPPLIER
C1, C5, C6, C8,
C12, C13
C3, C10 2
C4, C7, C11,
C14, C16
C15 1
L1, L2* 2
R1, R2 2
U1 1
*Select the inductors to ensure that self-resonance of the inductors is outside the band of operation.
6
5
1000pF ceramic capacitors (0402) GRM1555C1H102J
150pF ceramic capacitors (0402) GRM1555C1H151J
10nF ceramic capacitors (0402) GRM155R71E103K
1FF ceramic capacitor (0603) GRM188R71C105K
820nH inductors (1008) Coilcraft 1008CS-821XJLC
47.5kI resistors (0402)
48 TQFN-EP (7mm x 7mm) Maxim MAX2064ETM+
Murata Electronics North America, Inc.
Murata Electronics North America, Inc.
Murata Electronics North America, Inc.
Murata Electronics North America, Inc.
Coilcraft, Inc.
—
Maxim Integrated Products, Inc.
18 _____________________________________________________________________________________
Dual 50MHz to 1000MHz High-Linearity,
Serial/Analog-Controlled VGA
Typical Application Circuit
MAX2064
GND
AMP_IN_2
25272930
26
12
11
GND
GND
RF OUTPUT 2
C13
V
24
A_ATT_OUT_2
23
A_VCTL_2
22
GND
21
A_ATT_IN_2
20
GND
19
GND
18
GND
17
GND
16
GND
15
GND
14
GND
13
CC_AMP_2
V
CC
C12C5 C11C4
ATTENUATOR
CONTROL 2
R2
C10
C8
RF
OUTPUT 1
C6
V
CC
GND
36
V
ANALOG
ATTENUATOR
CONTROL 1
C3
RF INPUT1 RF INPUT2
R1
C1
CC_AMP_1
A_ATT_OUT_1
A_VCTL_1
AA_SP
A_ATT_IN_1
GND
GND
GND
GND
GND
GND
GND
37
38
39
40
41
42
43
44
45
46
47
48
+
1
GND
L1 L2
AMP_IN_1
GND
PD_1
35
33313234
ACTIVE
AMP1 AMP2
BIAS
ANALOG
ATTENUATOR
1
EXPOSED
PAD
2
3 4 5 6 7 8 9 10
GND
GND
GND
C15
AMPSET
AMP_OUT_1
SPI
CLK
DAT
C7
V
CC
REG_OUT
DACDAC
CS
GND
AMP_OUT_2
28
ACTIVE
ANALOG
ATTENUATOR
MAX2064
GND
CC_RG
V
C14
PD_2
BIAS
2
GND
ANALOG
Chip Information
PROCESS: SiGe BiCMOS
______________________________________________________________________________________ 19
V
CC
C16
Package Information
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.
PACKAGE
TYPE
48 TQFN-EP T4877+7
PACKAGE
CODE
OUTLINE
NO.
LAND
PATTERN NO.
21-0144 90-0133
Dual 50MHz to 1000MHz High-Linearity, Serial/Analog-Controlled VGA
Revision History
REVISION
NUMBER
0 12/10 Initial release —
MAX2064
REVISION
DATE
DESCRIPTION
PAGES
CHANGED
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
20 Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600
©
2010 Maxim Integrated Products Maxim is a registered trademark of Maxim Integrated Products, Inc.
Loading...
Buy Points How it Works FAQ Contact Us Questions and Suggestions Privacy Policy Cookie Policy Terms of Use