How it Works
MAXIM
Loading...
MAX1209
User Manual
27 pgs376.16 Kb0

MAXIM MAX1209 User Manual

General Description
The MAX1209 is a 3.3V, 12-bit, 80Msps analog-to-digital converter (ADC) featuring a fully differential wideband track-and-hold (T/H) input amplifier, driving a low-noise internal quantizer. The analog input stage accepts sin­gle-ended or differential signals. The MAX1209 is opti­mized for low power, small size, and high dynamic performance. Excellent dynamic performance is main­tained from baseband to input frequencies of 175MHz and beyond, making the MAX1209 ideal for intermediate­frequency (IF) sampling applications.
Powered from a single 3.0V to 3.6V supply, the MAX1209 consumes only 366mW while delivering a typical signal-to-noise (SNR) performance of 66.5dB at an input frequency of 175MHz. In addition to low oper­ating power, the MAX1209 features a 3µW power-down mode to conserve power during idle periods.
A flexible reference structure allows the MAX1209 to use the internal 2.048V bandgap reference or accept an externally applied reference. The reference structure allows the full-scale analog input range to be adjusted from ±0.35V to ±1.15V. The MAX1209 provides a com­mon-mode reference to simplify design and reduce exter­nal component count in differential analog input circuits.
The MAX1209 supports both a single-ended and differ­ential input clock drive. Wide variations in the clock duty cycle are compensated with the ADC’s internal duty-cycle equalizer (DCE).
ADC conversion results are available through a 12-bit, parallel, CMOS-compatible output bus. The digital out­put format is pin selectable to be either two’s comple­ment or Gray code. A data-valid indicator eliminates external components that are normally required for reli­able digital interfacing. A separate digital power input accepts a wide 1.7V to 3.6V supply, allowing the MAX1209 to interface with various logic levels.
The MAX1209 is available in a 6mm x 6mm x 0.8mm, 40-pin thin QFN package with exposed paddle (EP), and is specified for the extended industrial (-40°C to +85°C) temperature range.
See the Pin-Compatible Versions table for a complete family of 14-bit and 12-bit high-speed ADCs.
Applications
IF Communication Receivers
Cellular, Point-to-Point Microwave, HFC, WLAN
Ultrasound and Medical Imaging
Portable Instrumentation
Low-Power Data Acquisition
Features
♦ Direct IF Sampling Up to 400MHz
♦ Excellent Dynamic Performance
68.0dB/66.5dB SNR at fIN= 70MHz/175MHz
85.1dBc/85.5dBc SFDR at fIN= 70MHz/175MHz
♦ 3.3V Low-Power Operation
366mW (Single-Ended Clock Mode) 393mW (Differential Clock Mode) 3µW (Power-Down Mode)
♦ Differential or Single-Ended Clock
♦ Fully Differential or Single-Ended Analog Input
♦ Adjustable Full-Scale Analog Input Range: ±0.35V
to ±1.15V
♦ Common-Mode Reference
♦ CMOS-Compatible Outputs in Two’s Complement
or Gray Code
♦ Data-Valid Indicator Simplifies Digital Design
♦ Data Out-of-Range Indicator
♦ Miniature, 40-Pin Thin QFN Package with Exposed
Paddle
♦ Evaluation Kit Available (Order MAX1211EVKIT)
MAX1209
12-Bit, 80Msps, 3.3V IF-Sampling ADC
________________________________________________________________ Maxim Integrated Products 1
Ordering Information
19-1001; Rev 0; 8/04
PART
TEMP
PIN-PACKAGE
PKG
CODE
MAX1209ETL
-40°C to
40 Thin QFN
T4066-3
Pin-Compatible Versions
PART
SAMPLING
RESOLUTION
(BITS)
TARGET
APPLICATION
MAX12553
65 14
IF/Baseband
MAX1209
80 12 IF
MAX1211
65 12 IF
MAX1208
80 12 Baseband
MAX1207
65 12 Baseband
MAX1206
40 12 Baseband
Pin Configuration appears at end of data sheet.
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.
RANGE
+85°C
(6mm x 6mm x 0.8mm)
RATE (Msps)
MAX1209
12-Bit, 80Msps, 3.3V IF-Sampling ADC
2 _______________________________________________________________________________________
ABSOLUTE MAXIMUM RATINGS
ELECTRICAL CHARACTERISTICS
(V
DD
= 3.3V, OV
DD
= 2.0V, GND = 0, REFIN = REFOUT (internal reference), V
IN
= -0.5dBFS, CLKTYP = high, DCE = high, PD = low,
G/
T = low, f
CLK
= 80MHz (50% duty cycle), TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 1)
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
VDDto GND...........................................................-0.3V to +3.6V
OV
DD
to GND........-0.3V to the lower of (VDD+ 0.3V) and +3.6V
INP, INN to GND ...-0.3V to the lower of (V
DD
+ 0.3V) and +3.6V
REFIN, REFOUT, REFP, REFN, COM
to GND................-0.3V to the lower of (V
DD
+ 0.3V) and +3.6V
CLKP, CLKN, CLKTYP, G/T, DCE,
PD to GND ........-0.3V to the lower of (V
DD
+ 0.3V) and +3.6V
D11 Through D0, I.C. DAV, DOR to GND ...-0.3V to (OV
DD
+ 0.3V)
Continuous Power Dissipation (TA= +70°C)
40-Pin Thin QFN 6mm x 6mm x 0.8mm
(derated 26.3mW/°C above +70°C)........................2105.3mW
Operating Temperature Range ...........................-40°C to +85°C
Junction Temperature......................................................+150°C
Storage Temperature Range .............................-65°C to +150°C
Lead Temperature (soldering 10s) ..................................+300°C
PARAMETER
CONDITIONS
UNITS
DC ACCURACY (Note 2)
Resolution 12 Bits
Integral Nonlinearity INL fIN = 3MHz
LSB
Differential Nonlinearity DNL
f
IN
= 3MHz, no missing codes over
temperature
LSB
Offset Error V
REFIN
= 2.048V
%FS
Gain Error V
REFIN
= 2.048V
%FS
ANALOG INPUT (INP, INN)
Differential Input Voltage Range V
DIFF
Differential or single-ended inputs
V
Common-Mode Input Voltage
V
C
PAR
Fixed capacitance to ground 2
Input Capacitance (Figure 3)
Switched capacitance 1.9
pF
CONVERSION RATE
Maximum Clock Frequency f
CLK
80
MHz
Minimum Clock Frequency 5
MHz
Data Latency Figure 6 8.5
Clock
cycles
DYNAMIC CHARACTERISTICS (differential inputs, Note 2)
Small-Signal Noise Floor SSNF Input at less than -35dBFS
dBFS
fIN = 70MHz at -0.5dBFS 68.0
fIN = 100MHz at -0.5dBFS 67.7Signal-to-Noise Ratio SNR
f
IN
= 175MHz at -0.5dBFS (Note 6)
66.5
dB
fIN = 70MHz at -0.5dBFS 67.8
fIN = 100MHz at -0.5dBFS 67.6
Signal-to-Noise and Distortion SINAD
f
IN
= 175MHz at -0.5dBFS (Note 6)
66.4
dB
SYMBOL
MIN TYP MAX
±0.6
-0.77 ±0.35
±0.17 ±0.91
±0.56 ±5.3
C
SAMPLE
64.5
64.3
±1.024
V
DD
-68.8
/ 2
MAX1209
12-Bit, 80Msps, 3.3V IF-Sampling ADC
_______________________________________________________________________________________ 3
ELECTRICAL CHARACTERISTICS (continued)
(V
DD
= 3.3V, OV
DD
= 2.0V, GND = 0, REFIN = REFOUT (internal reference), V
IN
= -0.5dBFS, CLKTYP = high, DCE = high, PD = low,
G/T = low, f
CLK
= 80MHz (50% duty cycle), TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 1)
PARAMETER
CONDITIONS
UNITS
fIN = 70MHz at -0.5dBFS 85.1
fIN = 100MHz at -0.5dBFS 86.2
Spurious-Free Dynamic Range SFDR
f
IN
= 175MHz at -0.5dBFS (Note 6)
85.5
dBc
fIN = 70MHz at -0.5dBFS
fIN = 100MHz at -0.5dBFS
Total Harmonic Distortion THD
f
IN
= 175MHz at -0.5dBFS
dBc
fIN = 70MHz at -0.5dBFS
fIN = 100MHz at -0.5dBFS
Second Harmonic HD2
f
IN
= 175MHz at -0.5dBFS -89
dBc
fIN = 70MHz at -0.5dBFS
fIN = 100MHz at -0.5dBFS
Third Harmonic HD3
f
IN
= 175MHz at -0.5dBFS
dBc
f
IN1
= 68.5MHz at -7dBFS,
f
IN2
= 71.5MHz at -7dBFS
Intermodulation Distortion IMD
f
IN1
= 172.5MHz at -7dBFS,
f
IN2
= 177.5MHz at -7dBFS
dBc
f
IN1
= 68.5MHz at -7dBFS,
f
IN2
= 71.5MHz at -7dBFS
Third-Order Intermodulation IM3
f
IN1
= 172.5MHz at -7dBFS,
f
IN2
= 177.5MHz at -7dBFS
dBc
f
IN1
= 68.5MHz at -7dBFS,
f
IN2
= 71.5MHz at -7dBFS
85.1
Two-Tone Spurious-Free Dynamic Range
f
IN1
= 172.5MHz at -7dBFS,
f
IN2
= 177.5MHz at -7dBFS
74.2
dBc
Full-Power Bandwidth FPBW Input at -0.5dBFS, -3dB roll-off 700
MHz
Aperture Delay t
AD
Figure 4 0.9 ns
Aperture Jitter t
AJ
Figure 4 <0.2
ps
RMS
Output Noise n
OUT
INP = INN = COM 0.52
LSB
RMS
Overdrive Recovery Time ±10% beyond full scale 1
Clock
cycles
SYMBOL
SFDR
TT
MIN TYP MAX
74.6
-81.2
-82.3
-82.7 -73.9
-86.5
-89.6
-85.1
-86.5
-88.6
-82.4
-74.2
-86.4
-86.1
MAX1209
12-Bit, 80Msps, 3.3V IF-Sampling ADC
4 _______________________________________________________________________________________
ELECTRICAL CHARACTERISTICS (continued)
(V
DD
= 3.3V, OV
DD
= 2.0V, GND = 0, REFIN = REFOUT (internal reference), V
IN
= -0.5dBFS, CLKTYP = high, DCE = high, PD = low,
G/T = low, f
CLK
= 80MHz (50% duty cycle), TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
INTERNAL REFERENCE (REFIN = REFOUT; V
REFP
, V
REFN
, and V
COM
are generated internally)
REFOUT Output Voltage
V
COM Output Voltage V
COM
V
DD
/ 2
V
Differential Reference Output Voltage
V
REF
V
REF
= V
REFP
- V
REFN
V
REFOUT Load Regulation 35
mV/mA
REFOUT Temperature Coefficient
TC
REF
ppm/°C
Short to VDD—sinking
REFOUT Short-Circuit Current
Short to GND—sourcing 2.1
mA
BUF F ERED EXTERNAL REF ERENCE (REF IN d ri ven extern al ly; V
R EF IN
= 2.048V, V
R EF P
, V
R EF N
, an d V
C OM
are g en erated in tern ally)
REFIN Input Voltage V
REFIN
V
REFP Output Voltage V
REFP
(V
DD
/ 2) + (V
REFIN
/ 4)
V
REFN Output Voltage V
REFN
(V
DD
/ 2) - (V
REFIN
/ 4)
V
COM Output Voltage V
COM
V
DD
/ 2
V
Differential Reference Output Voltage
V
REF
V
REF
= V
REFP
- V
REFN
V
Differential Reference Temperature Coefficient
ppm/°C
REFIN Input Resistance
MΩ
UNBUFFERED EXTERNAL REFERENCE (REFIN = GND; V
REFP
, V
REFN
, and V
COM
are applied externally)
COM Input Voltage V
COM
V
DD
/ 2
V
REFP Input Voltage V
REFP
- V
COM
V
REFN Input Voltage V
REFN
- V
COM
V
Differential Reference Input Voltage
V
REF
V
REF
= V
REFP
- V
REFN
V
REFP Sink Current I
REFP
V
REFP
= 2.162V 1.1 mA
REFN Source Current I
REFN
V
REFN
= 1.138V 1.1 mA
COM Sink Current I
COM
0.3 mA
REFP, REFN Capacitance 13 pF
COM Capacitance 6pF
CLOCK INPUTS (CLKP, CLKN)
Single-Ended Input High Threshold
V
IH
CLKTYP = GND, CLKN = GND
0.8 x V
Single-Ended Input Low Threshold
V
IL
CLKTYP = GND, CLKN = GND
0.2 x V
Differential Input Voltage Swing CLKTYP = high 1.4
V
P-P
Differential Input Common-Mode Voltage
CLKTYP = high
V
V
REFOUT
1.984 2.048 2.070
1.65
1.60 1.65 1.70
0.971 1.024 1.069
1.024
+50
0.24
2.048
2.162
1.138
±25
>50
1.65
0.512
-0.512
1.024
V
DD
V
DD
V
/ 2
DD
MAX1209
12-Bit, 80Msps, 3.3V IF-Sampling ADC
_______________________________________________________________________________________ 5
ELECTRICAL CHARACTERISTICS (continued)
(V
DD
= 3.3V, OV
DD
= 2.0V, GND = 0, REFIN = REFOUT (internal reference), V
IN
= -0.5dBFS, CLKTYP = high, DCE = high, PD = low,
G/T = low, f
CLK
= 80MHz (50% duty cycle), TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Input Resistance R
CLK
Figure 5 5 kΩ
Input Capacitance C
CLK
2pF
DIGITAL INPUTS (CLKTYP, G/T, PD)
Input High Threshold V
IH
0.8 x V
Input Low Threshold V
IL
0.2 x V
VIH = OV
DD
±5
Input Leakage Current
V
IL
= 0 ±5
µA
Input Capacitance C
DIN
5pF
DIGITAL OUTPUTS (D11–D0, DAV, DOR)
D11–D0, DOR, I
SINK
= 200µA 0.2
Output Voltage Low V
OL
DAV, I
SINK
= 600µA 0.2
V
D11–D0, DOR, I
SOURCE
= 200µA
0.2
Output Voltage High V
OH
DAV, I
SOURCE
= 600µA
OV
DD
-
0.2
V
Tri-State Leakage Current I
LEAK
(Note 3) ±5 µA
D11–D0, DOR Tri-State Output Capacitance
C
OUT
(Note 3) 3 pF
DAV Tri-State Output Capacitance
C
DAV
(Note 3) 6 pF
POWER REQUIREMENTS
Analog Supply Voltage V
DD
3.0 3.3 3.6 V
Digital Output Supply Voltage OV
DD
1.7 2.0
V
Normal operating mode,
single-ended clock
Normal operating mode, f
IN
= 175MHz at -0.5dBFS,
CLKTYP = OV
DD,
differential clock
132
Analog Supply Current I
VDD
Power-down mode clock idle, PD = OV
DD
mA
OV
DD
OVDD -
OV
DD
fIN = 175MHz at -0.5dBFS, CLKTYP = GND,
111
119
0.001
VDD +
0.3V
MAX1209
12-Bit, 80Msps, 3.3V IF-Sampling ADC
6 _______________________________________________________________________________________
Note 1: Specifications ≥+25°C guaranteed by production test, <+25°C guaranteed by design and characterization.
Note 2: See definitions in the Parameter Definitions section. Note 3: During power-down, D11–D0, DOR, and DAV are high impedance. Note 4: Guaranteed by design and characterization. Note 5: Digital outputs settle to V
IH
or VIL.
Note 6: Due to test equipment jitter limitations at 175MHz, 0.15% of the spectrum on each side of the fundamental is excluded from
the spectral analysis.
ELECTRICAL CHARACTERISTICS (continued)
(V
DD
= 3.3V, OV
DD
= 2.0V, GND = 0, REFIN = REFOUT (internal reference), V
IN
= -0.5dBFS, CLKTYP = high, DCE = high, PD = low,
G/T = low, f
CLK
= 80MHz (50% duty cycle), TA = -40°C to +85°C, unless otherwise noted. Typical values are at TA = +25°C.) (Note 1)
PARAMETER
CONDITIONS
UNITS
Normal operating mode,
single-ended clock
Normal operating mode, f
IN
= 175MHz at -0.5dBFS,
CLKTYP = OV
DD
, differential clock
436
Analog Power Dissipation P
DISS
Power-down mode clock idle, PD = OV
DD
mW
Normal operating mode, f
IN
= 175MHz at -0.5dBFS, OVDD = 2.0V,
C
L
≈ 5pF
9.2 mA
Digital Output Supply Current I
OVDD
Power-down mode clock idle, PD = OV
DD
0.9 µA
TIMING CHARACTERISTICS (Figure 6)
Clock Pulse Width High t
CH
ns
Clock Pulse Width Low t
CL
ns
Data-Valid Delay t
DAV
CL = 5pF (Note 5) 6.4 ns
Data Setup Time Before Rising Edge of DAV
t
SETUP
CL = 5pF (Notes 4, 5) 7.7 ns
Data Hold Time After Rising Edge of DAV
t
HOLD
CL = 5pF (Notes 4, 5) 4.2 ns
t
WAKE
V
REFIN
= 2.048V 10 ms
SYMBOL
MIN TYP MAX
fIN = 175MHz at -0.5dBFS, CLKTYP = GND,
Wake-Up Time from Power-Down
366
393
0.003
6.25
6.25
MAX1209
12-Bit, 80Msps, 3.3V IF-Sampling ADC
_______________________________________________________________________________________ 7
-100
-30
-40
-10
-20
-70
-80
-90
-50
-60
0
0 4 8 1216202428323640
SINGLE-TONE FFT PLOT
(8192-POINT DATA RECORD)
MAX1209 toc01
FREQUENCY (MHz)
AMPLITUDE (dBFS)
f
CLK
= 80.00352MHz SINAD = 67.872dB
f
IN
= 69.99331395MHz THD = -82.119dBc
A
IN
= -0.506dBFS SFDR = 85.522dBc
SNR = 68.039dB
-110
HD2
HD3
HD4
SINGLE-TONE FFT PLOT
(4096-POINT DATA RECORD)
MAX1209 toc02
FREQUENCY (MHz)
AMPLITUDE (dBFS)
f
CLK
= 80.00352MHz SINAD = 66.010dB
f
IN
= 175.078125MHz THD = -82.976dBc
A
IN
= -0.500dBFS SFDR = 84.718dBc
SNR = 66.097dB
0 4 8 1216202428323640
HD4 HD2 HD3
-100
-30
-40
-10
-20
-70
-80
-90
-50
-60
0
-110
TWO-TONE FFT PLOT
(16,384-POINT DATA RECORD)
MAX1209 toc03
FREQUENCY (MHz)
AMPLITUDE (dBFS)
f
CLK
= 80MHz A
IN2
= -7.046dBFS
f
IN1
= 68.50098MHz SFDRTT = 85.065dBc
A
IN1
= -7.049dBFS IMD = -82.255dBc
f
IN2
= 71.499MHz IM3 = -86.378dBc
0 4 8 1216202428323640
-100
-30
-40
-10
-20
-70
-80
-90
-50
-60
0
-110
f
IN1
f
IN2
2 x f
IN1
+ f
IN2
f
IN1
+ 2 x f
IN2
f
IN2
+ f
IN1
TWO-TONE FFT PLOT
(16,384-POINT DATA RECORD)
MAX1209 toc04
FREQUENCY (MHz)
AMPLITUDE (dBFS)
f
CLK
= 80MHz A
IN2
= -7.017dBFS
f
IN1
= 172.4853516MHz SFDRTT = 74.205dBc
A
IN1
= -6.976dBFS IMD = -74.108dBc
f
IN2
= 177.4853516MHz IM3 = -85.923dBc
0 4 8 1216202428323640
-100
-30
-40
-10
-20
-70
-80
-90
-50
-60
0
-110
f
IN1
f
IN2
f
IN2
- f
IN1
f
IN2
+ f
IN1
-1.0
-0.6
-0.8
-0.2
-0.4
0.2
0
0.4
0.8
0.6
1.0
0 1024 1536512 2048 2650 3072 3584 4096
INTEGRAL NONLINEARITY
MAX1209 toc05
DIGITAL OUTPUT CODE
INL (LSB)
-1.0
-0.6
-0.8
-0.2
-0.4
0.2
0
0.4
0.8
0.6
1.0
0 1024 1536512 2048 2650 3072 3584 4096
DIFFERENTIAL NONLINEARITY
MAX1209 toc06
DIGITAL OUTPUT CODE
DNL (LSB)
Typical Operating Characteristics
(V
DD
= 3.3V, OV
DD
= 2.0V, GND = 0, REFIN = REFOUT (internal reference), V
IN
= -0.5dBFS, CLKTYP = high, DCE = high, PD = low,
G/T = low, f
CLK
= 80MHz (50% duty cycle), TA = +25°C, unless otherwise noted.)
MAX1209
12-Bit, 80Msps, 3.3V IF-Sampling ADC
8 _______________________________________________________________________________________
SNR, SINAD
vs. SAMPLING RATE
MAX1209 toc07
f
CLK
(MHz)
SNR, SINAD (dB)
806020 40
63
64
65
66
67
68
69
70
62
0 100
fIN ≈ 70MHz
SNR SINAD
SFDR, -THD
vs. SAMPLING RATE
MAX1209 toc08
f
CLK
(MHz)
SFDR, -THD (dBc)
806020 40
65
70
75
80
85
90
95
100
60
0 100
fIN ≈ 70MHz
SFDR
-THD
POWER DISSIPATION
vs. SAMPLING RATE
MAX1209 toc09
f
CLK
(MHz)
POWEER DISSIPATION (mW)
806020 40
250
300
350
400
450
200
0 120100
DIFFERENTIAL CLOCK f
IN
≈ 70MHz
C
L
≈ 5pF
ANALOG + DIGITAL POWER ANALOG POWER
62
64
63
65
66
67
68
69
70
04020 60 80 100
SNR, SINAD vs. SAMPLING RATE
MAX1209 toc10
f
CLK
(MHz)
SNR, SINAD (dB)
SNR SINAD
fIN ≈ 175MHz
60
70
65
75
80
85
90
95
100
04020 60 80 100
SFDR, -THD vs. SAMPLING RATE
MAX1209 toc11
f
CLK
(MHz)
SFDR, -THD (dBc)
SFDR
-THD
fIN ≈ 175MHz
250
300
350
400
450
500
04020 60 80 100
POWER DISSIPATION vs. SAMPLING RATE
MAX1209 toc12
f
CLK
(MHz)
POWER DISSIPATION (mW)
ANALOG + DIGITAL POWER ANALOG POWER
DIFFERENTIAL CLOCK f
IN
≈ 175MHz
C
L
≈ 5pF
62
64
63
65
66
67
68
69
70
0 50 100 150 200
SNR, SINAD
vs. ANALOG INPUT FREQUENCY
MAX1209 toc13
ANALOG INPUT FREQUENCY (MHz)
SNR, SINAD (dB)
SNR SINAD
f
CLK
≈ 80MHz
70
75
80
85
90
95
0 50 100 150 200
SFDR, -THD
vs. ANALOG INPUT FREQUENCY
MAX1209 toc14
ANALOG INPUT FREQUENCY (MHz)
SFDR, -THD (dBc)
f
CLK
≈ 80MHz
SFDR
-THD
300
350
400
450
500
0 50 100 150 200
POWER DISSIPATION
vs. ANALOG INPUT FREQUENCY
MAX1209 toc15
ANALOG INPUT FREQUENCY (MHz)
POWER DISSIPATION (mW)
ANALOG + DIGITAL POWER ANALOG POWER
DIFFERENTIAL CLOCK f
CLK
≈ 80MHz
C
L
≈ 5pF
Typical Operating Characteristics (continued)
(V
DD
= 3.3V, OV
DD
= 2.0V, GND = 0, REFIN = REFOUT (internal reference), V
IN
= -0.5dBFS, CLKTYP = high, DCE = high, PD = low,
G/T = low, f
CLK
= 80MHz (50% duty cycle), TA = +25°C, unless otherwise noted.)
MAX1209
12-Bit, 80Msps, 3.3V IF-Sampling ADC
_______________________________________________________________________________________ 9
25
35
30
40
45
50
55
60
65
70
-40 -30-35 -25 -15 -5-20 -10 0
SNR, SINAD
vs. ANALOG INPUT AMPLITUDE
MAX1209 toc16
ANALOG INPUT AMPLITUDE (dBFS)
SNR, SINAD (dB)
SNR SINAD
f
CLK
= 79.95392MHz
f
IN
= 175.00168MHz
40
50
45
55
60
65
75
70
80
85
90
-40 -30-35 -25 -15 -5-20 -10 0
SFDR, -THD
vs. ANALOG INPUT AMPLITUDE
MAX1209 toc17
ANALOG INPUT AMPLITUDE (dBFS)
SFDR, -THD (dBc)
SFDR
-THD
f
CLK
= 79.95392MHz
f
IN
= 175.00168MHz
350
370
390
410
430
450
470
-40 -30-35 -25 -15 -5-20 -10 0
POWER DISSIPATION
vs. ANALOG INPUT AMPLITUDE
MAX1209 toc18
ANALOG INPUT AMPLITUDE (dBFS)
POWER DISSIPATION (mW)
ANALOG + DIGITAL POWER ANALOG POWER
DIFFERENTIAL CLOCK f
CLK
= 79.95392MHz
f
IN
= 175.0016MHz
C
L
≈ 5pF
SNR, SINAD
vs. ANALOG POWER-INPUT VOLTAGE
MAX1209 toc19
VDD (V)
SNR, SINAD (dB)
3.43.23.02.8
61
62
63
64
65
66
67
68
69
70
60
2.6 3.6
f
CLK
= 80.03584MHz
f
IN
= 32.11399MHz
SNR SINAD
SFDR, -THD
vs. ANALOG POWER-INPUT VOLTAGE
MAX1209 toc20
VDD (V)
SFDR, -THD (dBc)
3.43.23.02.8
65
70
75
80
85
90
95
100
60
2.6 3.6
f
CLK
= 80.03584MHz
f
IN
= 32.11399MHz
SFDR
-THD
POWER DISSIPATION
vs. ANALOG POWER-INPUT VOLTAGE
MAX1209 toc21
VDD (V)
POWER DISSIPATION (mW)
3.43.23.02.8
250
300
350
400
450
500
550
200
2.6 3.6
DIFFERENTIAL CLOCK f
CLK
= 80.03584MHz
f
IN
= 32.11399MHz
C
L
≈
5pF
ANALOG + DIGITAL POWER ANALOG POWER
SNR, SINAD
vs. OUTPUT-DRIVER POWER-INPUT VOLTAGE
MAX1209 toc22
OVDD (V)
SNR, SINAD (dB)
3.43.02.62.21.8
61
62
63
64
65
66
67
68
69
70
60
1.4 3.8
f
CLK
= 80.03584MHz
f
IN
= 32.11399MHz
SNR SINAD
Typical Operating Characteristics (continued)
(V
DD
= 3.3V, OV
DD
= 2.0V, GND = 0, REFIN = REFOUT (internal reference), V
IN
= -0.5dBFS, CLKTYP = high, DCE = high, PD = low,
G/T = low, f
CLK
= 80MHz (50% duty cycle), TA = +25°C, unless otherwise noted.)
SFDR, -THD
vs. OUTPUT-DRIVER POWER-INPUT VOLTAGE
MAX1209 toc23
OVDD (V)
SFDR, -THD (dBc)
3.43.02.62.21.8
65
70
75
80
85
90
95
100
60
1.4 3.8
f
CLK
= 80.03584MHz
f
IN
= 32.11399MHz
SFDR
-THD
POWER DISSIPATION
vs. OUTPUT-DRIVER POWER-INPUT VOLTAGE
MAX1209 toc24
OVDD (V)
SFDR, -THD (dBc)
3.43.02.62.21.8
250
225
300
350
400
450
500
550
200
1.4 3.8
DIFFERENTIAL CLOCK f
CLK
= 80.03584MHz
f
IN
= 32.11399MHz
C
L
≈ 5pF
ANALOG + DIGITAL POWER ANALOG POWER
Loading...
+ 18 hidden pages
Buy Points How it Works FAQ Contact Us Questions and Suggestions Privacy Policy Cookie Policy Terms of Use