LUMINARY MICRO LM3S1968 User Manual

Stellaris® LM3S1968

Evaluation Board

USER’S MANUAL

EK-LM3S1968-02 Copyright © 2007-2008 Luminary Micro, Inc.

Legal Disclaimers and Trademark Information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE,
EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS
DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS,
LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED
WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO’S PRODUCTS INCLUDI NG LIABILITY OR WARRANTIES
RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT
OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO’S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL,
LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro
sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro
reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to
them.

Copyright © 2007–2008 Luminary Micro, Inc. All rights reserved. Stellaris, Luminary Micro, and the Luminary Micro logo are registered
trademarks of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks, and
Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc.
108 Wild Basin, Suite 350
Austin, TX 78746
Main: [phone]
Fax: [phone]
http://www.luminarymicro.com

2 October 28, 2008

Stellaris® LM3S1968 Evaluation Board

Table of Contents

Chapter 1: Stellaris® LM3S1968 Evaluation Board .......................................................................................7

Features..............................................................................................................................................................8

Block Diagram ....................................................................................................................................................8

Evaluation Kit Contents ......................................................................................................................................9

Evaluation Board Specifications ..................................................................................................................... 9

Features of the LM3S1968 Microcontroller.........................................................................................................9

Chapter 2: Hardware Description.................................................................................................................. 11

LM3S1968 Evaluation Board............................................................................................................................11

LM3S1968 Microcontroller Overview......................................................................... ... ... .... ... ... ... ................11

Hibernation Module.......................................................................................................................................11

Clocking........................................................................................................................................................11

Reset.............................................................................................................................................................11

Power Supplies.............................................................................................................................................12

Debugging..................................................................................................................................................... 12

USB Device Controller Functions .....................................................................................................................13

USB Overview........................... ... ....................................... ... .... ... ... ... .... ......................................................13

USB to JTAG/SWD... ....................................... ... ... ... .... ... ....................................... ... ... ... .... .........................13

Virtual COM Port........................................................................................................................................... 13

Serial Wire Out.............................................................................................................................................. 14

Organic LED Display ........................................................................................................................................14

Features........................................................................................................................................................ 14

Control Interface ...........................................................................................................................................14

Power Supply................................................................................................................................................ 14

Design Guidelines.................................. ... .... ... ... ... ....................................... ... ... .... ... ... ... .............................14

Further Reference.........................................................................................................................................14

Other Peripherals............. ... ....................................... ... .... ... ... ... .......................................................................15

Speaker.........................................................................................................................................................15

Push Switches ............. ... .... ... ... ....................................... ... ... .... ... ... ... ..........................................................15

User LED ............... ....................................... ... ... ... ....................................... ... ... .... ......................................15

Bypassing Peripherals............................................................... .... ...................................... .............................15

Interfacing to the EVB....................................................................................................................................... 16

Using the In-Circuit Debugger Interface ........................................................................................................... 16

Appendix A: Schematics................................................................................................................................ 19

Appendix B: Connection Details...................................................................................................................25

Component Locations.......................................................................................................................................25

Evaluation Board Dimensions........................................................................................................................... 26

I/O Breakout Pads ............................................................................................................................................27

Recommended Connectors.............................................................. ... ... ..........................................................28

ARM Target Pinout ...........................................................................................................................................28

References ....................................................................................................................................................... 29

Appendix C: Contact Information ................................................................................................................. 31

October 28, 2008 3

List of Tables

Table 2-1. Stellaris LM3S1968 Evaluation Board Hardware Debugging Configurations ... .... ... ... ...... .... ... ... ... 12

Table 2-2. Isolating On-Board Hardware........................................................................................................15

Table B-1. I/O Breakout Pads.........................................................................................................................27

Table B-2. Recommended Connectors................. ... ... .... ... ............................................................................. 28

Table B-3. 20-Pin JTAG/SWD Configuration..................................................................................................28

4 October 28, 2008

Stellaris® LM3S1968 Evaluation Board

List of Figures

Figure 1-1. Stellaris LM3S1968 Evaluation Board Layout.................................................................................7

Figure 1-2. LM3S1968 Evaluation Board Block Diagram..................................................................................8

Figure 2-1. ICD Interface Mode .......................................................................................................................16

Figure A-1. LM3S1968 Evaluation Board (sheet 1 of 4) ..... ... ... ....................................... ... .... ... ......................20

Figure A-2. LM3S1968 Evaluation Board (sheet 2 of 4) ..... ... ... ....................................... ... .... ... ......................21

Figure A-3. LM3S1968 Evaluation Board (sheet 3 of 4) ..... ... ... ....................................... ... .... ... ......................22

Figure A-4. LM3S1968 Evaluation Board (sheet 4 of 4) ..... ... ... ....................................... ... .... ... ......................23

Figure A-5. PLD schematic ..............................................................................................................................24

Figure B-1. Component Locations ................................................................................................................... 25

Figure B-2. LM3S1968 Evaluation Board Dimensions........................ ... .... ... ...................................... .... ... ...... 26

October 28, 2008 5

6 October 28, 2008

USB Device
Interface

Lithium coin c ell

66 pin I/O break-out
header

Navigation

Switches

Select switch

St at us LED s

Speaker

Reset switch

Power LED

OLED Graphics

Display

JTAG/SWD i nput and output

Stellaris

TM

LM3S1968

Microcontroller

In-circuit D ebug
Interface

Hi bernat e LE D

CHAPTER 1

Stellaris® LM3S1968 Evaluation Board

The Stellaris® LM3S1968 Evaluation Board is a compact and versatile evaluation platform for the
Stellaris LM3S1968 ARM® Cortex™-M3-based microcontrolle r. The evaluation kit design
highlights the LM3S1968 microcontroller's peripherals and its Hibernation module.

A 3V lithium battery, included in the kit, supplies power to the Hibernation module and maintains
data and real-time clock information for ab out two years in the absence of USB power.

You can use the EVB either as an evaluation platform or as a low-cost in-circuit debug interface
(ICDI). In debug interface mode, the on-board microcontroller is disabled, allowing connection of
the debug signals to an external Stellaris microcontroller target. The kit is also compatible with
high-performance external JTAG debuggers.

This evaluation kit enables quick evaluation, prototype development, and creation of
application-specific designs using the LM3S1968's broad range of peripherals. The kit also
includes extensive source-code examples, allowing you to start building C code applications
quickly.

Figure 1-1. Stellaris LM3S1968 Evaluation Board Layou t

October 28, 2008 7

Stellaris® LM3S1968 Evaluation Board

USB

Stellaris

LM3S1968

Microcontroller

Dual
USB

Device

Controller

I

/

O

S

i

g

n

a

l

s

OLED Display

128 x 96

Debug

I/O Signal Break-out

JTAG/SWD

Output/Input

USB Cable

Reset

SWD/JTAG Mux

UART0

T

a

r

g

e

t

C

a

b

l

e

Debug

Select

Switch

Nav

Switch

Speaker

LED

LM3S1968

Evaluation Board

I/O Signal Break-out

I/O Signal Break-out

I/O Signal Break-out

3V
Coin
Cell

+3V to

debug

interface

+3V to MCU

+3.3V

Regulator

+3.3V

Regulator

Amp

and

peripherals

Features

The Stellaris LM3S1968 Evaluation Kit includes the following features:

 Stellaris LM3S1968 microcontr olle r
 Simple setup; USB cable provides serial communication, debugging, and power
 OLED graphics display with 128 x 96 pixel resolution
 User LED, navigation switches, and select pushbuttons
 8

Ω magnetic speaker with class D amplifier

 Internal 3 V battery and support for on-chip hibernation module
 USB interface for debugging and power supply
 Standard ARM® 20-pin JTAG debug connector with input and output modes
 LM3S1968 I/O available on labeled break-out pads

Block Diagram

Figure 1-2. LM3S1968 Evaluation Board Block Diagram

8 October 28, 2008

Evaluation Kit Contents

The evaluation kit contains everything needed to develop and run applications for Stellaris
microcontrollers including:

 LM3S1968 evaluation board (EVB)
 USB cable
 20-pin JTAG/SWD target cable
 CD containing:

– A supported version of one of the following:

• Keil™ RealView® Microcontroller Development Kit (MDK-ARM)

• IAR Embedded Workbench

• Code Sourcery GCC development tools

• Code Red Technolog ies development tools

– Complete documentation
– Quickstart guide
– Quickstart source code

Stellaris® LM3S1968 Evaluation Board

– Stellaris Firmware Development Package with example source code

Evaluation Board Specifications

 Board supply voltage: 4.37–5.25 Vdc from USB connector
 Boar d su pp ly curre nt : 130 mA typ (fully active, CPU at 50 MHz)

17 uA (hibernate mode, operating from battery)

 Break-out power output: 3.3 Vdc (60 mA max), 15 Vdc (15 mA max)
 Speaker power: 0.3 W max
 Dimensions: 3.20” x 3.50” x 0.5” (LxWxH)
 RoHS status: Compliant

Features of the LM3S1968 Microcontroller

 32-bit RISC performance using ARM® Cortex™-M3 v7M architecture

– 50-MHz operation
– Hardware-division and single-cycle-multiplication
– Integrated Nested Vectored Interrupt Controller (NVIC)
– 42 interrupt channels with eight priority levels

 256-KB single-cycle Flash
 64-KB single-cycle SRAM
 Four general-purpose 32-bit timers
 Three fully programmable 16C550-type UARTs
 Eight 10-bit ADC channels (inputs) when used as single-ended inputs

October 28, 2008 9

Stellaris® LM3S1968 Evaluation Board

 Three independent integrated analog comparators
 Two I

2

C modules

 Three PWM generator blocks

– One 16-bit counter
– Two comparat or s
– Produces two independent PWM signals
– One dead-band generator

 Two QEI modules with position integrator for tracking encoder position
 5 to 52 GPIOs, depending on user configuration
 On-chip low drop-out (LDO) voltage regulator
 Hibernation module

10 October 28, 2008

CHAPTER 2

Hardware Description

In addition to a microcontroller, the Stellaris LM3S1968 evaluation board includes a range of useful
peripherals and an integrated in-circuit debug interface (ICDI). This chapter describes how these
peripherals operate and interface to the microcontroller.

LM3S1968 Evaluation Board

LM3S1968 Microcontroller Overview

The heart of the EVB is a Stellaris LM3S1968 ARM Cortex-M3-based microcontroller. The
LM3S1968 offers 256-KB Flash memory, 50-MHz operation, and a wide range of peripherals.
Refer to the LM3S1968 data sheet (order number DS-LM3S1968) for complete device details.

The LM3S1968 microcontroller is factory programmed with a quickstart demo program. The
quickstart program resides in the LM3S1968 on-chip Fl ash memory and runs each time power is
applied unless the quickstart has been replaced with a user program.

Hibernation Module

The Hibernation Module manages removal and restoration of power to the microcontroller and
peripherals while maintaining a real-time clock (RTC) and non-volatile memory. The EVB includes
a 3 V Lithium battery to maintain Hibernate module power when USB power is unavailable.

Clocking

Reset

The Hibernation state is initiated in software. Leaving Hibernation mode requires either an RTC
timer match event or assertion of the WAKE

WAKE

. The Hibernate LED (LED4) signals that the EVB is in Hibernate state (+3.3 V disabled) as
long as USB power is present. When USB power is removed, the EVB will remain in the Hibernate
state, however, the LED will not be on.

The EVB uses an 8.0-MHz crystal to complete the LM3S1968 microcontroller's main internal clock
circuit. An internal PLL, configured in software, multiples this clock to 50 MHz for core and
peripheral timing.

The real-time clock oscillator is part of the microcontroller's Hibernation module and uses a

4.194304 MHz crystal for timing. This frequency divides by 128 to generate a 32.7680 kHz
standard timing frequency.

The LM3S1968 microcontroller shares its external reset input with the OLED display. In the EVB,
reset sources are gated through the CPLD, though in a typical application a simple wired-OR
arrangement is sufficient.

External reset is asserted (active low) under any one of three conditions:

 Power-on reset
 Reset push switch SW1 held down

signal. Pressing the Select switch on the EVB asserts

October 28, 2008 11

Hardware Description

 Internal debug mode—By the USB device controller (U5 FT2232) when instructed by

debugger

The LM3S1968 microcontroller has an internal power-on reset, so the external circuit s used in the
EVB are not required in typical applications.

Power Supplies

In normal operating mode, the LM3S1968 is powered from a +3.3-V supply. A low drop-out (LDO)
regulator converts +5-V power from the USB cable to +3.3-V. +3.3-V power is available for
powering external circuits.

If +5-V is removed, the Hibernation module will remain powered by the 3-V lithium battery. Other
microcontroller and board functions will not function until power is restored.

+15-V power is available when the OLED display power supply is active. The speaker and OLED
display boost-converter operate directly from the +5-V power.

Debugging

Stellaris microcontrollers support programming and debugging using either JTAG or SWD. JTAG
uses the signals TCK, TMS, TDI, and TDO. SWD requires fewer signals (SWCLK, SWDIO, and,
optionally, SWO, for trace). The debugger determines which debug protocol is used. For example,
Keil RealView tools support only JTAG debugging.

The JTAG TRST
SWD header. TRST

Debugging Modes

The LM3S1968 evaluation board supports a range of hardware debugging configurations.
Table 2-1 summarizes these configurations.

Table 2-1. Stellaris LM3S1968 Evaluation Board Hardware Debugging Configurations

Mode Debug Function Use Selected by

1 Internal ICDI Debug on-board LM3S1968

2 ICDI out to JTAG/SWD

header

3 In from JTAG/SWD header For users who prefer an

signal is not required for debugging and is not connected to the 20-pin JTAG/

may be asserted by the CPLD in debug Mode 2.

Default mode
microcontroller over USB
interface.

The EVB is used as a USB to
SWD/JTAG interface to an
external target.

external debug interface
(ULINK, JLINK, etc.) with the
EVB.

Connecting to an external

target and starting debug

software.

The red Debug Out LED will

be ON.

Connecting an external

debugger to the JTAG/SWD

header

Modes 2 and 3 automatically detect the presence of an external debug cable. When the
debugger software connected to the EVB's USB controller the EVB automatically selects Mode 2
and illuminates the red Debug Out LED.

12 October 28, 2008

Debug In Considerations

Debug Mode 3 supports evaluation boa rd debug ging using an external d ebug interface. Mode 3 is
automatically selected when a device such as a Segger J-Link or Keil ULINK is connected.

Boards marked Revision B or later automatically configure pin 1 to be a 3.3-V reference, if an
external debugger is connected. To determine the revision of your board, locate the product
number on the bottom of the board; for example, EK-LM3S6965-B. The last character of the
product number identifies the board revision.

A configuration or board-level change may be necessary when using an external debug interface
with revision A of this evaluation board. Because the evaluation board supports both debug out
and debug in modes, pin 1 of the 20-pin JTAG/SWD header is, by default, not connected to +3.3 V .
Consequently, devices requiring a voltage on pin 1 to power their line buffers may not work.

Two solutions exist. Some debugger interfaces (such as ULINK) have an internal power jumper
that, in this case, should be set to internal +3.3-V power. Refer to debugger interface
documentation for full details. However, if your debugger interface does not have a selectable
power source, it may be necessary to install a 0­to pin 1. Refer to the schematics and board drawing in the appendix of this manual for the location
of this resistor.

Ω resistor on the evaluation board to route powe r

USB Device Controller Functions

Stellaris® LM3S1968 Evaluation Board

USB Overview

An FT2232 device from Future Technology Devices International Ltd manages USB-to-serial
conversion. The FT2232 is factory-configured by Luminary Micro to implement a JTAG/SWD port
(synchronous serial) on channel A and a Virtual COM Port (VCP) on channel B. This feature
allows two simultaneous communications links between the host computer and the target device
using a single USB cable. Separate Windows drivers for each function are provided on the
Documentation and Software CD.

A small serial EEPROM holds the FT2232 configuration data. The EEPROM is not accessible by
the LM3S1968 microcontroller.

For full details on FT2232 operation, go to www.ftdichip.com.

USB to JTAG/SWD

The FT2232 USB device performs JT AG/SWD serial operations under th e control of the debugger.
A CPLD (U6) multiplexes SWD and JTAG functions and, when working in SWD mode, provides
direction control for the bidirectional data line. The CPLD also implements logic to select between
the three debug modes. The target microcontroller selection is determined by multiplexing
TCK/SWCLK and asserting TRST

In Hibernate state, the JTAG/SWD interface circuit remains powered. Although debugging is not
possible, maintaining power avoids re-enumeration of the USB device after each wake transition.
To avoid powering the microcontroller, the CPLD sets its output signals to a high-impedance state
whenever the Hibernation signal is asserted.

.

Virtual COM Port

The Virtual COM Port (VCP) allows Windows applications (such as HyperTerminal) to
communicate with UART0 on the LM3S1968 over USB. Once the FT2232 VCP driver is installed,
Windows assigns a COM port number to the VCP channel.

October 28, 2008 13

Hardware Description

Serial Wire Out

The evaluation board supports the Cortex-M3 serial-wire output (SWO) trace capabilities. Under
debugger control, the CPLD can route the SWO datastream to the virtual communication port
(VCP) transmit channel. The debugger can then decode and interpret the trace information
received from the VCP. The normal VCP connection to UART0 is interrupted when using SWO. Not
all debuggers support SWO. Refer to the S tellaris LM 3S3748 dat a sheet for additional infor mation
on the trace port interface unit (TPIU).

Organic LED Display

The EVB features an Organic LED (OLED) graphics display with 128 x 96 pixel resolution. OLED
is a new technology that offers many advantages over LCD display technology. The display is
protected during shipping by a thin, protective plastic film. The film can be removed using a p air of
tweezers.

Features

 RiT Display P14201 series display
 128 colu mn s by 96 row s
 High-contrast (typ. 500:1)
 Excellent brightness (120 cd/m

2

)

 Fast 10 us response

Control Interface

The OLED display has a built-in controller IC with synchronous serial and parallel interfaces.
Synchronous serial (SSI) is used on the EVB as it requires fewer microcontroller pins. Data cannot
be read from the OLED controller; only one data line is necessary. The Stellaris® Firmware
Development Package (included on the Documentation and Software CD) contains complete
drivers with source-code for the OLED display.

Power Supply

A +15-V supply is needed to bias the OLED display. A FAN5331 device from Fairchild combines
with a few external components to complete a boost converter. A GPIO (PH3/FAULT) is assigned
to turn on and off the controller as nece ssary for power rail sequen cing. When the OLED display is
operating, a small amount of power can be drawn from the +15-V supply to power other devices.

Design Guidelines

The OLED display has a lifetime of about 13,000 hours. It is also prone to degradation due to
burn-in, similar to CRT and plasma displays. The quickstart application includes both a screen
saver and a power-down mode to extend display life. These factors should be considered when
developing EVB applications that use the OLED display.

Further Reference

For additional information on the RiT OLED display, visit www.ritekdisplay.com.

14 October 28, 2008

Other Peripherals

Speaker

The LM3S1968 evaluation board's speaker circuit can be used in either tone or waveform mode.
The quick-start application uses tone mode.

In tone mode, the LM3S1968 microcontroller's PWM module directly generates tones within the
audible frequency range. The width of the pulses determines the volume. If only one PWM signal
(PWM2 or PWM3) is used, the non-PWM signal should be configured as a general-purpose
output. For increased speaker volume, PWM 2 and PWM 3 ca n be con fig ured as c omp lem e ntary
drive signals. In tone mode, be careful to avoid large DC currents in the speaker.

Waveform mode uses two high-frequency PWM signals to drive a MOSFET H-bridge with an
output filter. This circuit is essentially a Class-D amplifier. The symmetrical 2nd order low-pass L-C
filter has a cut-off frequency of approximately 33 kHz. The microcontroller's PWM module should
be configured with a PWM frequency of at least 100 kHz. Using 500 kHz improves audio quality
even further. Once configured, audio waveform data can be used to update the PWM duty cycle at
a rate equal to the audio sampling rate.

Stellaris® LM3S1968 Evaluation Board

The speaker on the evaluation board has stan dard 8
by adding a small, vented enclosure around the speaker.

Push Switches

The EVB has five general-purpose input switches. Four are arranged in a navigation-style
configuration. The fifth functions as a Select switch on PG7. The Select switch also co nnects to the

WAKE

signal of the Hibernate module which has an internal pull-up resistor. A diode (D2) blocks

current into the PG7 pin when in the Hibernate state.

User LED

A user LED (LED3) is provided for general use. The LED is connected to PG2/PWM0, allowing the
option of either GPIO or PWM control (brightness control). Refer to the Quickstart Application
source code for an example of PWM control.

Bypassing Peripherals

The EVB's on-board peripheral circuits require 15 GPIO lines. This leaves 31 GPIO lines and 8
ADC channels immediately available for connection to external circuits. If an application requires
more GPIO lines, the on-board hardware can be disconnected. The EVB is populated with 15
jumper links, which can be cut with a knife to isolate on-board hardware. The process can be
reversed by installing 0603- 0-ohm chip resistors. Table 2-2 shows the microcontroller
assignments and how to isolate specific pins.

Important: The quickstart application will not run if one or more jumpers are removed.

Ω impedance. Audio quality can be enhanced

Table 2-2. Isolating On-Board Hardware

Microcontroller Pin Microcontroller Assignment To Isolate, Remove...

Pin 16 PG3 Up switch JP1
Pin 17 PG2/PWM0 User LED JP2
Pin 26 PA0/U0RX Virtual COM port receive JP4

October 28, 2008 15

Hardware Description

Evaluation Board

Target

Board

Stellaris

MCU

Target

Cable

`

USB

PC with IDE/
debugger

Stellaris

MCU

TC K/SWC LK by pas s es t he
on- board m ic roc ont roller

JT AG or SWD c onnec t s t o t he
ext ernal m icroc on troller

Connec t ing Pin 18 t o GN D s ets

ext ernal debug m ode

Table 2-2. Isolating On-Board Hardware (Continued)

Microcontroller Pin Microcontroller Assignment To Isolate, Remove...

Pin 29 PA3/SSI0FSS OLED display chip select JP5
Pin 37 PG6/PHA1 Right switch JP6
Pin 36 PG7/PHB1 Select switch JP7
Pin 40 PG5 Left switch JP8
Pin 41 PG4 Down switch JP9
Pin 31 PA5/SSI0TX OLED display data in JP10
Pin 28 PA2/SSI0CLK OLED display clock JP1 1
Pin 34 PA6/I2C1SCL OLED display data/control select JP12
Pin 27 PA1/U0TX Virtual COM port transmit JP13
Pin 86 PH0/PWM2 Sound+ JP14
Pin 85 PH1/PWM3 Sound- JP15

Interfacing to the EVB

An array of accessible I/O signals makes it easy to interface the EVB to external circuits. All
LM3S1968 I/O lines (except those with both JTAG and SWD functions) are brought out to 0.1”
pitch pads. For quick reference, silk-screened labels on the PCB show primary pin functions.

Table B-2 on page 28 has a complete list of I/O signals as well as recommended connectors.
Most LM3S1968 I/O signals are +5-V tolerant. Refer to the LM3S1968 data sheet for detailed

electrical specifications.

Using the In-Circuit Debugger Interface

The Stellaris LM3S1968 Evaluation Kit can operate as an In-Circuit Debugger Interface (ICDI).
ICDI acts as a USB to the JTAG/SWD adaptor, allowing debugging of any external target board
that uses a Stellaris microcontroller. See “Debugging Modes” on page 12 for a description of how
to enter Debug Out mode.

Figure 2-1. ICD Interface Mode

16 October 28, 2008

Stellaris® LM3S1968 Evaluation Board

The debug interface operates in either serial-wire debug (SWD) or full JTAG mode, depending on
the configuration in the debugger IDE.

The IDE/debugger does not distinguish between the on-EVB Stellaris microcontroller and an
external Stellaris microcontroller. The only requirement is that the correct Stellaris device is
selected in the project configuration.

October 28, 2008 17

Hardware Description

18 October 28, 2008

APPENDIX A

Schematics

Schematics for the Stellaris LM3S1968 Evaluation Board follow.

October 28, 2008 19

1

2

3

4

5

6

Power Break-out Header

65

+15V
+5V
+3.3V

VBAT

ADC6
ADC4
ADC1ADC2
ADC3

PD1/PWM1
PD3/U1TX

PG0/U2RX
PC6/C2+
PC4/PhA0
PA0/U0RxPA1/U0Tx
PA2/SSI0CLKPA3/SSI0FSS
PA4/SSI0RX
PA6/I2C1SCL
PG7/PHB1
PG5
PF7PG4
PF5PF6/CCP1
HIBERNATEn
PF3/PWM5
PF1/IDX1
PB0/CCP0
PB2/I2C0SCL
PE0/SSI1CLK
PE2/SSI1RX
PC3/TDO/SWO
PH3/FAULT
PH1/PWM3
PB7/TRST
PB5/C1-PB6/C0+
PB4/C0-

Stellaris LM3S1968 Microcontroller

U1

PA0/U0Rx

+3.3V

R3
OMIT

HIBERNATEn

PA1/U0Tx
PA2/SSI0CLK
PA3/SSI0FSS
PA4/SSI0RX
PA5/SSI0TX
PA6/I2C1SCL
PA7/I2C1SDA

PC2/TDI
PC3/TDO/SWO
PC4/PhA0
PC5/C1+
PC6/C2+
PC7/C2-

PE0/SSI1CLK
PE1/SSI1FSS
PE2/SSI1RX
PE3/SSI1TX

ADC0
ADC1
ADC2
ADC3
ADC4
ADC5
ADC6
ADC7

A A

INT_TCK

TMS/SWDIO

PC2/TDI

PC3/TDO/SWO

B B

MCURSTn

R2

Y1

1 2

C C

C2
10PF

8.00MHz
C3
10PF

1M
Y2

1 2

4.194304MHz
C4
27PF

C5
27PF

History

Revision Date Description

0 8/9/07 Final prototype release
A 8/13/07 Production release with sim plified wake cct.
B 3/3/07 Add TVCC control to debug circuit.

100

26
27
28
29
30
31
34
35

80
79
78
77
25
24
23
22

72
73
74
75

1
2
5
6

99
96
95

64

48
49

52
53

50
51
65
76

9
15
21
33
39
45
54
57
63
69
82
87
94

4
97

LM3S1968

PA0/U0RX
PA1/U0TX
PA2/SSI0CLK
PA3/SSI0FSS
PA4/SSI0RX
PA5/SSI0TX
PA6/I2C1SCL
PA7/I2C1SDA

PC0/TCK/SWCLK
PC1/TMS/SWDIO
PC2/TDI
PC3/TDO/SWO
PC4/PhA0
PC5/C1+
PC6/C2+
PC7/C2-

PE0/SSI1CLK
PE1/SSI1FSS
PE2/SSI1RX
PE3/SSI1TX

ADC0
ADC1
ADC2
ADC3
ADC4
ADC5
ADC6
ADC7

RST

MOSCin
MOSCout

OSC32in
OSC32out

WAKE
HIB
CMOD0
CMOD1

GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
AGND
AGND

PB0/CCP0
PB1/CCP2

PB2/I2C0SCL

PB3/I2C0SDA

PB4/C0­PB5/C1-

PB6/C0+

PB7/TRST
PD0/IDX0

PD1/PWM1

PD2/U1RX
PD3/U1TX

PF0/PHB0

PF1/IDX1
PF2/PWM4
PF3/PWM5

PF4/C0O

PF6/CCP1

PG0/U2RX
PG1/U2TX

PG2/PWM0

PG3
PG4
PG5

PG6/PHA1

PG7/PHB1

PH0/PWM2
PH1/PWM3

PH2

PH3/FAULT

AVDD
AVDD

VDD33
VDD33
VDD33

VDD33
VDD33
VDD33
VDD33
VDD33

VBAT

LDO

VDD25
VDD25
VDD25
VDD25

66

PB0/CCP0

67

PB1/CCP2

70

PB2/I2C0SCL

71

PB3/I2C0SDA

92

PB4/C0-

91

PB5/C1-

90

PB6/C0+
PB7/TRST

89
10

PD0/IDX0

11

PD1/PWM1

12

PD2/U1RX

13

PD3/U1TX

PF0/PHB0

47

PF1/IDX1

61

PF2/PWM4

60
59

PF3/PWM5

58

PF4/C0O

46

PF5

PF5

43

PF6/CCP1

42

PF7

PF7

PG0/U2RX

19

PG1/U2TX

18
17

PG2/PWM0

16

PG3

41

PG4

40

PG5

37

PG6/PHA1

36

PG7/PHB1

86

PH0/PWM2

85

PH1/PWM3

84

PH2

83

PH3/FAULT

3
98

8
20
32

44
56
68
81
93

55
7

14
38
62
88

+3.3V

+3.3V

C1

0.1UF

C7

.033UF

C12

4.7UF

R1
10K

VBAT

PB7/TRST

C8
.033UF

C14
.033UF

C9

0.1UF

C15

0.1UF

C10

0.1UF

C13

0.1UF

C16

0.1UF

+3.3V

On-board Peripheral Signals

Jumpers can be cut to
free GPIO lines as required.

PA0/U0Rx

PA1/U0Tx

PA2/SSI0CLK

PA3/SSI0FSS

PH2

PA5/SSI0TX

PH0/PWM2

PH1/PWM3

PH3/FAULT

PG2/PWM0

PG3

PG4

PG5

PG6/PHA1

PG7/PHB1

C11

4.7UF

BT1
3V Li Battery
CR2032

JP4

JP13

JP11

JP5

JP12

JP10

JP14

JP15

JP3

JP2

JP1

JP9

JP8

JP6

JP7

VCP_RX

VCP_TX

OLEDCLK

OLEDCSn

OLEDDC

OLEDDIN

SOUND+

SOUND-

EN+15V

LED

UP_SWn

DOWN_SWn

LEFT_SWn

RIGHT_SWn

SELECT_SWn

D2

MBR0520

I/O Break-out Header

ADC7
ADC5
ADC0

PD0/IDX0
PD2/U1RX
PG3
PG1/U2TX PG2/PWM0
PC7/C2­PC5/C1+

PA5/SSI0TX
PA7/I2C1SDA
PG6/PHA1

PF0/PHB0
PF4/C0O
PF2/PWM4

PB1/CCP2
PB3/I2C0SDA
PE1/SSI1FSS
PE3/SSI1TX
PC2/TDI
PH2
PH0/PWM2

66

21

WAKEn

D D

Drawing Title:

Stellaris LM3S1968 Evaluation Board

Page Title:

LM3S1968 Microcontroller

Document Number:

Size

B

3/4/2008 1 4

1

2

3

4

5

EK-LM3S1968

6

RevSheetDate:

of

B

1

2

3

4

5

6

Power Break-out Header

65

+15V
+5V
+3.3V

VBAT

ADC6
ADC4
ADC1ADC2
ADC3

PD1/PWM1
PD3/U1TX

PG0/U2RX
PC6/C2+
PC4/PhA0
PA0/U0RxPA1/U0Tx
PA2/SSI0CLKPA3/SSI0FSS
PA4/SSI0RX
PA6/I2C1SCL
PG7/PHB1
PG5
PF7PG4
PF5PF6/CCP1
HIBERNATEn
PF3/PWM5
PF1/IDX1
PB0/CCP0
PB2/I2C0SCL
PE0/SSI1CLK
PE2/SSI1RX
PC3/TDO/SWO
PH3/FAULT
PH1/PWM3
PB7/TRST
PB5/C1-PB6/C0+
PB4/C0-

Stellaris LM3S1968 Microcontroller

U1

PA0/U0Rx

+3.3V

R3
OMIT

HIBERNATEn

PA1/U0Tx
PA2/SSI0CLK
PA3/SSI0FSS
PA4/SSI0RX
PA5/SSI0TX
PA6/I2C1SCL
PA7/I2C1SDA

PC2/TDI
PC3/TDO/SWO
PC4/PhA0
PC5/C1+
PC6/C2+
PC7/C2-

PE0/SSI1CLK
PE1/SSI1FSS
PE2/SSI1RX
PE3/SSI1TX

ADC0
ADC1
ADC2
ADC3
ADC4
ADC5
ADC6
ADC7

A A

INT_TCK

TMS/SWDIO

PC2/TDI

PC3/TDO/SWO

B B

MCURSTn

R2

Y1

1 2

C C

C2
10PF

8.00MHz
C3
10PF

1M
Y2

1 2

4.194304MHz
C4
27PF

C5
27PF

History

Revision Date Description

0 8/9/07 Final prototype release
A 8/13/07 Production release with sim plified wake cct.
B 3/3/07 Add TVCC control to debug circuit.

100

26
27
28
29
30
31
34
35

80
79
78
77
25
24
23
22

72
73
74
75

1
2
5
6

99
96
95

64

48
49

52
53

50
51
65
76

9
15
21
33
39
45
54
57
63
69
82
87
94

4
97

LM3S1968

PA0/U0RX
PA1/U0TX
PA2/SSI0CLK
PA3/SSI0FSS
PA4/SSI0RX
PA5/SSI0TX
PA6/I2C1SCL
PA7/I2C1SDA

PC0/TCK/SWCLK
PC1/TMS/SWDIO
PC2/TDI
PC3/TDO/SWO
PC4/PhA0
PC5/C1+
PC6/C2+
PC7/C2-

PE0/SSI1CLK
PE1/SSI1FSS
PE2/SSI1RX
PE3/SSI1TX

ADC0
ADC1
ADC2
ADC3
ADC4
ADC5
ADC6
ADC7

RST

MOSCin
MOSCout

OSC32in
OSC32out

WAKE
HIB
CMOD0
CMOD1

GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
AGND
AGND

PB0/CCP0
PB1/CCP2

PB2/I2C0SCL

PB3/I2C0SDA

PB4/C0­PB5/C1-

PB6/C0+

PB7/TRST

PD0/IDX0

PD1/PWM1

PD2/U1RX
PD3/U1TX

PF0/PHB0

PF1/IDX1
PF2/PWM4
PF3/PWM5

PF4/C0O

PF6/CCP1

PG0/U2RX
PG1/U2TX

PG2/PWM0

PG3
PG4
PG5

PG6/PHA1

PG7/PHB1

PH0/PWM2
PH1/PWM3

PH2

PH3/FAULT

AVDD
AVDD

VDD33
VDD33
VDD33

VDD33
VDD33
VDD33
VDD33
VDD33

VBAT

LDO

VDD25
VDD25
VDD25
VDD25

66

PB0/CCP0

67

PB1/CCP2

70

PB2/I2C0SCL

71

PB3/I2C0SDA

92

PB4/C0-

91

PB5/C1-

90

PB6/C0+
PB7/TRST

89
10

PD0/IDX0

11

PD1/PWM1

12

PD2/U1RX

13

PD3/U1TX

PF0/PHB0

47

PF1/IDX1

61

PF2/PWM4

60
59

PF3/PWM5

58

PF4/C0O

46

PF5

PF5

43

PF6/CCP1

42

PF7

PF7

PG0/U2RX

19

PG1/U2TX

18
17

PG2/PWM0

16

PG3

41

PG4

40

PG5

37

PG6/PHA1

36

PG7/PHB1

86

PH0/PWM2

85

PH1/PWM3

84

PH2

83

PH3/FAULT

3
98

8
20
32

44
56
68
81
93

55
7

14
38
62
88

+3.3V

+3.3V

C1

0.1UF

C7

.033UF

C12

4.7UF

R1
10K

VBAT

PB7/TRST

C8
.033UF

C14
.033UF

C9

0.1UF

C15

0.1UF

C10

0.1UF

C13

0.1UF

C16

0.1UF

+3.3V

On-board Peripheral Signals

Jumpers can be cut to
free GPIO lines as required.

PA0/U0Rx

PA1/U0Tx

PA2/SSI0CLK

PA3/SSI0FSS

PH2

PA5/SSI0TX

PH0/PWM2

PH1/PWM3

PH3/FAULT

PG2/PWM0

PG3

PG4

PG5

PG6/PHA1

PG7/PHB1

C11

4.7UF

BT1
3V Li Battery
CR2032

JP4

JP13

JP11

JP5

JP12

JP10

JP14

JP15

JP3

JP2

JP1

JP9

JP8

JP6

JP7

VCP_RX

VCP_TX

OLEDCLK

OLEDCSn

OLEDDC

OLEDDIN

SOUND+

SOUND-

EN+15V

LED

UP_SWn

DOWN_SWn

LEFT_SWn

RIGHT_SWn

SELECT_SWn

D2

MBR0520

I/O Break-out Header

ADC7
ADC5
ADC0

PD0/IDX0
PD2/U1RX
PG3
PG1/U2TX PG2/PWM0
PC7/C2­PC5/C1+

PA5/SSI0TX
PA7/I2C1SDA
PG6/PHA1

PF0/PHB0
PF4/C0O
PF2/PWM4

PB1/CCP2
PB3/I2C0SDA
PE1/SSI1FSS
PE3/SSI1TX
PC2/TDI
PH2
PH0/PWM2

66

21

WAKEn

D D

Drawing Title:

Stellaris LM3S1968 Evaluation Board

Page Title:

LM3S1968 Microcontroller

Document Number:

Size

B

3/4/2008 1 4

1

2

3

4

5

EK-LM3S1968

6

RevSheetDate:

of

B

1

2

3

4

5

6

LED1
Green

LED2
Red

LED3
Green

1
2
3
4
5
6
7
8

9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

U2

NC
VCIR
VCOMH
LVSS
VSS
BS1
BS2
IREF
CSn
RESn
D/Cn
R/Wn
E
D0/SCLK
D1/SDIN
D2
D3
D4
D5
D6
D7
VDDIO
VDD
VCC
NC

OLED-RIT-128X96

Status

Debug Out

Power

+3.3V

+3.3V

C17

4.7UF

+3.3V

R5
200K

+3.3V

+15V

C19

0.1UF

128x96 OLED Graphics Display

R6
330

R7
330

R10
330

C22

0.1UF

SPK1

+3.3V

1

C6

4.7UF

R4
10K

C18
OMIT

2

RESET_SWn

WAKEn

UP_SWn

DOWN_SWn

LEFT_SWn

RIGHT_SWn

L2

4.7uH

C21

0.1UF

4

3

6

1

Q3B
FDG6322C

5

Q3A
FDG6322C

2

R9
200K

SOUND-

OLEDCSn
MCURSTn

OLEDDC

OLEDCLK
OLEDDIN

LED

DBGOUTLED

4

3

6

1

Reset

SW1

SW-B3S1000

Select/Power

SW2

SW-B3S1000

Up

SW3

SW-B3S1000

Down

SW4

SW-B3S1000

Left

SW5

SW-B3S1000

Right

SW6

SW-B3S1000

L1

4.7uH

A A

User Switches

B B

Q2B
FDG6322C

R8
200K

5

Q2A
FDG6322C

2

C C

SOUND+

DBG+3.3V

0.2W Audio Amplifier

D D

1

2

3

4

HIBERNATEn

R30
330

Status LEDs

LED4
Red

5

Hibernate

Drawing Title:

Stellaris LM3S1968 Evaluation Board

Page Title:

OLED Display, Switches and Audio

Document Number:

Size

B

3/4/2008 2 4

EK-LM3S1968

6

RevSheetDate:

of

B

1

A A

+5V

60ohm @ 100 MHz

B B

C C

FB1

USB Interface

P2

5V D- D+ ID G

6

123

U8

8

VCC

7

NC

6

ORG

5

GND

CAT93C46

1K 64X16

54819-0572

C34
.033UF

CS
SK
DI

DO

USBSH

475

R16 27
R17 27

+5V+5V

R20
10K

1
2
3
4

1 2

6.00MHz
C36
27PF

R21

1.5K

Y3

C37
27PF

Omit

JP16

R18

1.5K

+5V

2

USB Device Controller

U7

C33

6

0.1UF

8
7

48

1
2

47
43

44

4
5

9

18
25
34

45

Channel A : JTAG / SW Debug
Channel B : Virtu al Com Port

3V3OUT

USBDM
USBDP

EECS
EESK
EEDATA
TEST

XTIN
XTOUT

RESET#
RSTOUT#

GND
GND
GND
GND

AGND

FT2232D

ADBUS0
ADBUS1
ADBUS2
ADBUS3
ADBUS4
ADBUS5
ADBUS6
ADBUS7

ACBUS0
ACBUS1
ACBUS2
ACBUS3

SI/WUA

BDBUS0
BDBUS1
BDBUS2
BDBUS3
BDBUS4
BDBUS5
BDBUS6
BDBUS7

BCBUS0
BCBUS1
BCBUS2
BCBUS3

SI/WUB

PWREN#

VCC

VCC
VCCIOA
VCCIOB

AVCC

3

Debug Interface Logic

DBG+3.3V

DBG+3.3V

R29

4.7K

TCK

24
23

TDI/DI

22

TDO/DO

21

TMS/OUTEN

20

SRSTN

19
17

DBG_JTAG_EN

16

15
13
12
11
10

DBG+3.3V

40
39
38
37
36
35
33
32

30
29
28
27
26

41

3
42
14
31

46

DBG+3.3V

C42

0.1UF

VCP_RX

SWO_EN

R24
330

INT_TCK

DBG+3.3V

MODE is reserved

for future us e.

DBG+3.3v

C38

0.1UF

C32

0.1UF

RESET_SWn

R19

4.7K

C35

0.1UF

C39

0.1UF

C40

0.1UF

4

13

37

GND

GND

44

A0/GOE0

45

A1

46

A2

47

A3

48

A4

2

A5

Bank 0 Bank 1

3

A6

4

A7

7

A8

8

A9

9

A10

10

A11

14

A12

A1315A1416A15

MODE
VCP_TX_SWO

+5V

C41

0.1UF

19

43

CLK1/I18CLK2/I

GND (Bank 0)5VCCO (Bank 0)

6

17

DBG+3.3V
TVCC_CTRL

PC2/TDI

TMS/SWDIO

PC3/TDO/SWO

5

TP1

PLD_TCK

TP2

PLD_TMS

TP3

PLD_TDI
PLD_TDO

DBG+3.3V

1

12

25

11

TDI

TMS

TDO35VCC

TCK

CLK3/I42CLK0/I

GND (Bank 1)

VCCO (Bank 1)

29

30

41

TCK/SWCLK

TMS/SWDIO

36

VCC

B1339B1440B15/GOE1

B0
B1
B2
B3
B4
B5
B6
B7
B8

B9
B10
B11
B12

DBG+3.3V

U6
LC4032V-75TN48C

20
21
22
23
24
26
27
28
31
32
33
34
38

PLD JTAG TEST POINTS

TP4
TP5
TP6

TARGETCABLEn

DBGOUTLED

VCP_TX

PB7/TRST
MCURSTn

HIBERNATEn

R22
27

R25
27
R26
27

R27
27

R23
27

XTDI
XTMS
XTCK

XTDO

TARGETCABLEn

JTAG/SWD Interface
Input/Output

P3

1 2
3 4
5 6
7 8
9 10
11 12
13 14
15 16
17 18
19 20

Header 10X2

6

R28

4.7K

DBG+3.3v

D D

Drawing Title:

Stellaris LM3S1968 Evaluation Board

Page Title:

USB and Debugger Interfaces

Document Number:

Size

B

3/4/2008 3 4

1

2

3

4

5

EK-LM3S1968

6

RevSheetDate:

of

B

A B C D E F G H

1

VCP_TX

SWO_EN

2

FTDI_TCK XTCK

FTDI_TDI_DO U0TX

3

FTDI_TDO_DI

I90

34
10
45

46

47

I3

I91
I7

I6

I89

A
B

S

S

I18

FTDI_TMS

48

I4

4

FTDI_DBG

FTDIJTAGEN

5

FTDI_SRSTn

4

I5

3

I37

I9

DQ

B
A

FTDI_DBG

JTAGEN

I20

SWDEN

I36

FTDI_DBG

S

B

DBGOUT

I105

A

I85

I109

I92

I16

JTAGEN

I111

I35

S

I112

B
A

I17

DBGOUT

I96

6

I99

C

I100

I95

INTDBG

I102

7

8

RSTSW

RC

EXTCABLEn

HIBn

14

26

16

9

I15

I104

I74

I13

DRVEN

I108

Luminary Micro, Inc.
Fury Evaluation Kit
JTAG Logic with Auto Mode Detect and Hibernate
AUG 23, 2007

44

41

I87

32

24

21

40

I8

31

33

38

1

ITCK

I86

2

I2

I42

XTDO

XTDI

XTMS

DBGLED

3

4

5

6

I70

I106

I107

TEST

TRSTn

MCURSTn

7

7

8

A B C D E F G H

APPENDIX B

Connection Details

This appendix contains the following sections:

 Component Locations
 Evaluation Board Dimensions
 I/O Breakout Pads
 ARM Target Pinout
 References

Component Locations

Figure B-1. Component Locations

October 28, 2008 25

Evaluation Board Dimensions

Figure B-2. LM3S1968 Evaluation Board Dimensions

26 October 28, 2008

I/O Breakout Pads

The LM3S1968 EVB has 58 I/O pads, 13 power pads, and 1 control connection, for a total of 71
pads. Connection can be made by soldering wires directly to these pads, or by using 0.1” pitch
headers and sockets.

Note: In Table B-1, an asterisk (*) by a signal name (also on the EVB PCB) indicates the signal is
normally used for on-board functions. Normally, you should cut the associated jumper (JP1-15)
before using an assigned signal for external interfacing.

Table B-1. I/O Breakout Pads

Stellaris® LM3S1968 Evaluation Board

Description

Pad

No.

Description

Pad

No.

Description

Pad

No.

Description

Pad

No.

PB4/C0- 1 PB1/CCP2 18 PA6/I2C1SCL 35 PG3* 52
GND 2 PB0/CCP0 19 PA7/I2C1SDA 36 PD1/PWM1 5 3
PB5/C1- 3 GND 20 PA4/SSI0RX 37 PD2/U1RX 54
PB6/C0+ 4 PF1/IDX1 21 PA5/SSI0TX* 38 GND 55
PB7/TRST 5 PF2/PWM4 22 PA2/SSI0CLK* 39 PD0/IDX0 56
PH0/PWM2* 6 PF3/PWM5 23 PA3/SSI0FSS* 40 ADC3 57
PH1/PWM3* 7 PF4/C0O 24 PA0/U0RX* 41 GND 58
PH2* 8 HIBn 25 PA1/U0TX* 42 ADC1 59
PH3/FAULT* 9 PF0/PHB0 26 PC4/PhA0 43 ADC2 60
PC2/TDI 10 PF5 27 GND 44 ADC4 61
PC3/TDO/SWO 11 PF6/CCP1 28 PC6/C2+ 45 ADC0 62
PE3/SSI1TX 12 PF7 29 PC5/C1+ 46 ADC6 63
PE2/SSI1RX 13 PG4* 30 PG0/U2RX 47 ADC5 64
PE1/SSI1FSS 14 PG5* 31 PC7/C2- 48 GND 65
PE0/SSI1CLK 15 GND 32 PG2/PWM0* 49 ADC7 66
PB3/I2C0SDA 16 PG7/PHB1* 33 PG1/U2TX 50
PB2/I2C0SCL 17 PG6/PHA1* 34 PD3/U1TX 51

October 28, 2008 27

Recommended Connectors

Connection can be made by soldering wires directly to pads or using 0.1” pitch headers and
sockets.

Table B-2. Recommended Connectors

Pins 1-66 (2 x 33 way) PCB Socket Sullins PPPC332LFBN-RC Digikey S7136-ND

Pin Header Sullins PEC20DAAN Digikey S2012E-20-ND

ARM Target Pinout

In ICDI input and output mode, the Stellaris LM3S1968 Evaluation Kit supports ARM’s standard
20-pin JTAG/SWD configuration. The same pin configuration can be used for debugging over
serial-wire debug (SWD) and JTAG interfaces. The debugger software, running on the PC,
determines which interface protocol is used.

The Stellaris target board should have a 2x10 0.1” pin header with signals as indicated in
Table B-3. This applies to both an external Stellaris microcontroller target (Debug Output mode)
and to external JTAG/SWD debuggers (Debug Input mode).

Table B-3. 20-Pin JTAG/SWD Configuration

Function Pin Pin Function

VCC (optional) 1 2 nc
nc 3 4 GND

TDI 56GND
TMS 78GND
TCK 910GND
nc 11 12 GND
TDO 13 14 GND

nc 15 16 GND
nc 17 18 GND
nc 19 20 GND

ICDI does not control RST
implemented as commands over JTAG/SWD, so these signals are not necessary.

It is recommended that connections be made to all GND pins; however, both targets and external
debug interfaces must connect pin 18 and at least one other GND pin to GND.

(device reset) or TRST (test reset) signals. Both reset functions are

28 October 28, 2008

References

In addition to this document, the following references are included on the Stellaris Family
Development Kit documentation CD-ROM and are also available for do wnload at
www.luminarymicro.com:

 Stellaris LM3S1968 Evaluation Kit Quickst art Guide for appropriate tool kit (s ee “Evaluation Kit

Contents,” on page 9)

 Stellaris LM3S1968 Read Me First for the CAN Evaluation Kit
 Stellaris Family Peripheral Driver Library
 Stellaris Family Peripheral Driver Library User’s Manual, publication PDL-LM3S1968
 Stellaris LM3S1968 Data Sheet, publication DS-LM3S1968

Additional references include:

 Solomon Systech SSD0323-OLED Controller Datasheet
 Future Technology Devices Incorporated FT2232C Datasheet
 Information on development tool being used:

– RealView MDK web site, www.keil.com/arm/rvmdkkit.asp

Stellaris® LM3S1968 Evaluation Board

– IAR Embedded Workbench web site, www.iar.com
– Code Sourcery GCC development tools web site,

www.codesourcery.com/gnu_toolchains/arm

– Code Red Technologies development tools web site,

www.code-red-tech.com

October 28, 2008 29

30 October 28, 2008

APPENDIX C

Contact Information

Company Information

Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3-based microcontr ollers (MCUs).
Austin, Texas-based Luminary Micro is the lead partner for the Cortex-M3 processor, delivering the
world's first silicon implementation of the Cortex-M3 processor. Luminary Micro's introduction of
the Stellaris® family of products provides 32-bit performance for the same price as current 8- and
16-bit microcontroller designs. With entry-level pricing at $1.00 for an ARM technology-based
MCU, Luminary Micro's Stellaris product line allows for standardization that eliminates future
architectural upgrades or software tool changes.

Luminary Micro, Inc.
108 Wild Basin, Suite 350
Austin, TX 78746
Main: [phone]
Fax: [phone]
http://www.luminarymicro.com

Support Information

For support on Luminary Micro products, contact:
[e-mail]

[phone], ext. 3

October 28, 2008 31

32 October 28, 2008