Easy DriveTM Technology Enables Rail-to-Rail
Inputs with Zero Differential Input Current
■
Directly Digitizes High Impedance Sensors with
Full Accuracy
■
Integrated Temperature Sensor
■
GND to VCC Input/Reference Common Mode Range
■
2-Wire I2C Interface
■
Programmable 50Hz, 60Hz or Simultaneous
50Hz/60Hz Rejection Mode
■
2ppm (0.25LSB) INL, No Missing Codes
■
1ppm Offset and 15ppm Full-Scale Error
■
Selectable 2x Speed Mode
■
No Latency: Digital Filter Settles in a Single Cycle
■
Single Supply 2.7V to 5.5V Operation
■
Internal Oscillator
■
Six Addresses Available and One Global Address for
Synchronization
■
Available in a Tiny (3mm × 3mm) 10-Lead
DFN Package
U
APPLICATIO S
■
Direct Sensor Digitizer
■
Weight Scales
■
Direct Temperature Measurement
■
Strain Gauge Transducers
■
Instrumentation
■
Industrial Process Control
■
DVMs and Meters
LTC2485
24-Bit ∆Σ ADC with Easy Drive
2
C Interface
U
DESCRIPTIO
®
The LTC
analog-to-digital converter with patented Easy Drive technology and I
scheme eliminates dynamic input current errors and the
shortcomings of on-chip buffering through automatic
cancellation of differential input current. This allows large
external source impedances and input signals, with rail-torail input range to be directly digitized while maintaining
exceptional DC accuracy.
The LTC2485 includes on-chip temperature sensor and an
oscillator. The LTC2485 can be configured through an I
interface to measure an external signal or internal temperature sensor and reject line frequencies. 50Hz, 60Hz or
simultaneous 50Hz/60Hz line frequency rejection can be
selected as well as a 2x speed-up mode.
The LTC2485 allows a wide common mode input range
(0V to VCC) independent of the reference voltage. The
reference can be as low as 100mV or can be tied directly
to V
lator eliminating the need for external crystals or oscillators. Absolute accuracy and low drift are automatically
maintained through continuous, transparent, offset and
full-scale calibration.
No Latency ∆Σ and Easy Drive are trademarks of Linear Technology Corporation. All other
trademarks are the property of their respective owners.
2485 combines a 24-bit plus sign No Latency ∆Σ
2
C digital interface. The patented sampling
. The LTC2485 includes an on-chip trimmed oscil-
CC
, LT, LTC and LTM are registered trademarks of Linear Technology Corporation.
TM
2
C
TYPICAL APPLICATIO
V
CC
SENSE
10k
10k
= 0
I
DIFF
1µF
V
IN
V
IN
REF+V
+
LTC2485
–
GND
REF
U
1µF
SCL
SDA
CA0/F
CA1
2485 TA01
2-WIRE
2
I
C INTERFACE
0
6 ADDRESSES
CC
–
+FS Error vs R
80
VCC = 5V
= 5V
V
REF
60
+
= 3.75V
V
IN
–
= 1.25V
V
IN
40
= GND
F
O
= 25°C
T
A
20
0
–20
+FS ERROR (ppm)
–40
–60
–80
1010010k
1
SOURCE
CIN = 1µF
R
SOURCE
at IN+ and IN
1k
(Ω)
–
100k
2485 TA02
2485fa
1
LTC2485
TOP VIEW
11
DD PACKAGE
10-LEAD (3mm × 3mm) PLASTIC DFN
10
9
6
7
8
4
5
3
2
1
CA0/F
0
CA1
GND
SDA
SCL
REF
+
V
CC
REF
–
IN
+
IN
–
WWWU
ABSOLUTE AXI U RATI GS
(Notes 1, 2)
Supply Voltage (VCC) to GND...................... –0.3V to 6V
Analog Input Voltage to GND ....... –0.3V to (V
Reference Input Voltage to GND .. – 0.3V to (V
Digital Input Voltage to GND ........ – 0.3V to (V
Digital Output Voltage to GND ..... – 0.3V to (V
Operating Temperature Range
LTC2485C ................................................... 0°C to 70°C
LTC2485I ................................................ – 40°C to 85°C
Storage Temperature Range ................ –65°C to 125°C
+ 0.3V)
CC
+ 0.3V)
CC
+ 0.3V)
CC
+ 0.3V)
CC
UU
W
PACKAGE/ORDER I FOR ATIO
T
= 125°C, θJA = 43°C/ W
JMAX
EXPOSED PAD (PIN 11) IS GND
MUST BE SOLDERED TO PCB
ORDER PART NUMBER
LTC2485CDD
LTC2485IDD
Order Options Tape and Reel: Add #TR
Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF
Lead Free Part Marking: http://www.linear.com/leadfree/
Consult LTC Marketing for parts specified with wider operating temperature ranges.
*The temperature grade is identified by a label on the shipping container.
DD PART MARKING*
LBST
ELECTRICAL CHARACTERISTICS ( OR AL SPEED)
apply over the full operating temperature range, otherwise specifications are at T
PARAMETERCONDITIONSMINTYPMAXUNITS
Resolution (No Missing Codes)0.1 ≤ V
Integral Nonlinearity5V ≤ VCC ≤ 5.5V, V
Offset Error2.5V ≤ V
Offset Error Drift2.5V ≤ V
Positive Full-Scale Error2.5V ≤ V
Positive Full-Scale Error Drift2.5V ≤ V
Negative Full-Scale Error2.5V ≤ V
Negative Full-Scale Error Drift2.5V ≤ V
Total Unadjusted Error5V ≤ VCC ≤ 5.5V, V
Output Noise5V ≤ VCC ≤ 5.5V, V
Internal PTAT SignalTA = 27°C420mV
Internal PTAT Temperature Coefficient1.4mV/°C
temperature range, otherwise specifications are at T
SYMBOLPARAMETERCONDITIONSMINTYPMAXUNITS
f
SCL
t
HD(SDA)
t
LOW
t
HIGH
t
SU(STA)
t
HD(DAT)
t
SU(DAT)
t
r
t
f
t
SU(STO)
SCL Clock Frequency
Hold Time (Repeated) START Condition
LOW Period of the SCL Clock Pin
HIGH Period of the SCL Clock Pin
Set-Up Time for a Repeated START Condition
Data Hold Time
Data Set-Up Time
Rise Time for Both SDA and SCL Signals(Note 14)
Fall Time for Both SDA and SCL Signals(Note 14)
Set-Up Time for STOP Condition
The ● denotes the specifications which apply over the full operating
= 25°C. (Notes 3, 15)
A
●
●
●
●
●
●
●
●
●
●
0400kHz
0.6µs
1.3µs
0.6µs
0.6µs
0 0.9µs
100ns
20+0.1C
B
20+0.1C
B
0.6µs
300ns
300ns
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: All voltage values are with respect to GND.
Note 3: V
= 2.7V to 5.5V unless otherwise specified.
CC
= REF+ – REF–, V
V
REF
V
= IN+ – IN–, V
IN
INCM
= (REF+ + REF–)/2, FS = 0.5V
REFCM
= (IN+ + IN–)/2.
REF
;
Note 4: Use internal conversion clock or external conversion clock source
with f
= 307.2kHz unless otherwise specified.
EOSC
Note 5: Guaranteed by design, not subject to test.
Note 6: Integral nonlinearity is defined as the deviation of a code from a
straight line passing through the actual endpoints of the transfer curve.
The deviation is measured from the center of the quantization band.
Note 7: 50Hz mode (internal oscillator) or f
= 256kHz ±2% (external
EOSC
oscillator).
Note 8: 60Hz mode (internal oscillator) or f
= 307.2kHz ±2% (external
EOSC
oscillator).
Note 9: Simultaneous 50Hz/60Hz mode (internal oscillator) or f
EOSC
280kHz ±2% (external oscillator).
Note 10: The external oscillator is connected to the CA0/F
external oscillator frequency, f
, is expressed in kHz.
EOSC
pin. The
0
Note 11: The converter uses the internal oscillator.
Note 12: The output noise includes the contribution of the internal
calibration operations.
Note 13: Guaranteed by design and test correlation.
Note 14: C
Note 15: All values refer to V
RMS Noise
vs Input Differential VoltageRMS Noise vs V
1.0
VCC = 5V
= 5V
V
REF
0.9
)
REF
0.8
V
IN(CM)
T
A
= 2.5V
= 25°C
1.0
0.9
0.8
VCC = 5V
= 5V
V
REF
= 0V
V
IN
V
IN(CM)
T
= 25°C
A
= GND
IN(CM)
LTC2485
RMS Noise vs Temperature (TA)
1.0
VCC = 5V
= 5V
V
REF
0.9
= 0V
V
IN
= GND
V
IN(CM)
0.8
0.7
0.6
RMS NOISE (ppm OF V
0.5
0.4
–1.5–0.50.51.5
INPUT DIFFERENTIAL VOLTAGE (V)
RMS Noise vs V
1.0
V
= 2.5V
REF
= 0V
V
IN
= GND
V
0.9
IN(CM)
= 25°C
T
A
0.8
0.7
RMS NOISE (µV)
0.6
0.5
0.4
2.7
3.13.5
CC
4.35.1 5.5
3.94.7
VCC (V)
2485 G10
2485 G13
0.7
RMS NOISE (µV)
0.6
0.5
0.4
–1
2.5–2–2.5–1012
01
RMS Noise vs V
1.0
VCC = 5V
= 0V
V
IN
0.9
0.8
0.7
RMS NOISE (µV)
0.6
0.5
0.4
= GND
V
IN(CM)
= 25°C
T
A
0
1234
356
24
V
(V)
IN(CM)
REF
V
(V)
REF
2485 G11
5
2485 G14
0.7
RMS NOISE (µV)
0.6
0.5
0.4
–45
–30 –1515
Offset Error vs V
0304560
TEMPERATURE (°C)
IN(CM)
75 90
2485 G12
Offset Error vs TemperatureOffset Error vs V
0.3
VCC = 5V
V
REF
0.2
V
)
IN
V
REF
IN(CM)
0.1
0
–0.1
OFFSET ERROR (ppm OF V
–0.2
–0.3
–300
–45
= 5V
= 0V
= GND
–15
TEMPERATURE (°C)
3090
15
45
CC
0.3
REF+ = 2.5V
–
= GND
REF
)
REF
OFFSET ERROR (ppm OF V
60
75
2485 G16
0.2
0.1
–0.1
–0.2
–0.3
0
2.7
= 0V
V
IN
V
IN(CM)
= 25°C
T
A
3.13.5
= GND
4.35.15.5
3.94.7
VCC (V)
2485 G17
Offset Error vs V
0.3
0.2
)
REF
0.1
0
–0.1
OFFSET ERROR (ppm OF V
–0.2
–0.3
0
1234
REF
VCC = 5V
–
= GND
REF
= 0V
V
IN
= GND
V
IN(CM)
= 25°C
T
A
V
(V)
REF
5
2485.G18
2485fa
7
LTC2485
TEMPERATURE (°C)
–45 –30
300
FREQUENCY (kHz)
304
310
–15
30
45
2485 G21
302
308
306
150
60 75
90
VCC = 4.1V
V
REF
= 2.5V
V
IN
= 0V
V
IN(CM)
= GND
FREQUENCY AT VCC (Hz)
0
–140
REJECTION (dB)
–120
–80
–60
–40
0
20
100
140
2485 G24
–100
–20
80
180
220200
40
60
120160
VCC = 4.1V DC ±1.4V
V
REF
= 2.5V
IN
+
= GND
IN
–
= GND
T
A
= 25°C
TEMPERATURE (°C)
–45
0
SLEEP MODE CURRENT (µA)
0.2
0.6
0.8
1.0
2.0
1.4
–15
15
3090
2485 G27
0.4
1.6
1.8
1.2
–300
45
60
75
VCC = 5V
VCC = 2.7V
UW
TYPICAL PERFOR A CE CHARACTERISTICS
Temperature Sensor
vs Temperature
0.40
VCC = 5V
= 1.4V
V
REF
0.35
(V)
REF
0.30
/V
PTAT
V
0.25
0.20
–60
30090–3060
TEMPERATURE (°C)
On-Chip Oscillator Frequency
vs V
CC
310
308
306
V
REF
V
IN
V
IN(CM)
= 2.5V
= 0V
2485 G19
= GND
120
Temperature Sensor Error
vs Temperature
5
VCC = 5V
4
3
2
1
0
–1
–2
TEMPERATURE ERROR (°C)
–3
–4
–5
–30
–60
0
TEMPERATURE (°C)
PSRR vs Frequency at V
0
VCC = 4.1V DC
= 2.5V
V
REF
–20
+
= GND
IN
–
= GND
IN
–40
= 25°C
T
A
–60
On-Chip Oscillator Frequency
vs Temperature
V
= 1.4V
REF
30
60
90
120
2485 G20
CC
PSRR vs Frequency at V
CC
FREQUENCY (kHz)
REJECTION (dB)
8
304
302
300
2.5
3.54.04.5
3.0
VCC (V)
PSRR vs Frequency at V
0
VCC = 4.1V DC ±0.7V
= 2.5V
V
REF
–20
+
= GND
IN
–
= GND
IN
–40
= 25°C
T
A
–60
–80
–100
–120
–140
30600
306503070030800
FREQUENCY AT VCC (Hz)
CC
30750
5.05.5
2485 G22
2485 G25
–80
REJECTION (dB)
–100
–120
–140
1
10100
FREQUENCY AT VCC (Hz)
Conversion Current
vs Temperature
200
180
160
140
CONVERSION CURRENT (µA)
120
100
–300
–45
–15
10k1M
1k100k
VCC = 5V
VCC = 2.7V
3090
45
15
TEMPERATURE (°C)
2485 G23
Sleep Mode Current
vs Temperature
60
75
2485 G26
2485fa
UW
TYPICAL PERFOR A CE CHARACTERISTICS
LTC2485
Conversion Current
vs Output Data Rate
500
V
= V
REF
CC
IN+ = GND
450
–
= GND
IN
= EXT OSC
CA0/F
400
350
300
250
SUPPLY CURRENT (µA)
200
150
100
0
= 25°C
T
A
0
2040601007010305090
OUTPUT DATA RATE (READINGS/SEC)
VCC = 5V
Integral Nonlinearity (2x Speed
Mode; V
3
VCC = 2.7V
V
REF
2
V
IN(CM)
)
1
REF
0
–1
INL (ppm OF V
–2
–3
= 2.7V, V
CC
= 2.5V
= 1.25V
90°C
–45°C, 25°C
–0.75–0.250.250.75
INPUT VOLTAGE (V)
REF
VCC = 3V
80
= 2.5V)
2485 G28
2485 G31
Integral Nonlinearity (2x Speed
Mode; V
3
2
)
1
REF
0
–1
INL (ppm OF V
–2
–3
= 5V, V
CC
–1.5–0.50.51.5
INPUT VOLTAGE (V)
= 5V)
REF
VCC = 5V
V
V
25°C, 90°C
REF
IN(CM)
–45°C
= 5V
= 2.5V
2.5–2–2.5–1012
2485 G29
Noise Histogram
(2x Speed Mode)
16
10,000 CONSECUTIVE
READINGS
14
= 5V
V
CC
= 5V
V
REF
12
= 0V
V
IN
= 25°C
T
A
10
8
6
4
NUMBER OF READINGS (%)
2
1.25–1.25
0
179
181.4183.8188.6
OUTPUT READING (µV)
RMS = 0.86µV
AVERAGE = 0.184mV
186.2
2485 G32
Integral Nonlinearity (2x Speed
Mode; VCC = 5V, V
3
VCC = 5V
= 2.5V
V
REF
2
)
1
REF
0
–1
INL (ppm OF V
–2
–3
= 1.25V
V
IN(CM)
–45°C, 25°C
–0.75–0.250.250.75
RMS Noise vs V
90°C
INPUT VOLTAGE (V)
REF
REF
= 2.5V)
(2x Speed Mode)
1.0
0.8
0.6
0.4
RMS NOISE (µV)
VCC = 5V
0.2
= 0V
V
IN
= GND
V
IN(CM)
= 25°C
T
A
0
1
0
3
2
V
(V)
REF
1.25–1.25
2485 G30
4
5
2485 G33
Offset Error vs V
(2x Speed Mode)
200
VCC = 5V
198
196
194
192
190
188
186
OFFSET ERROR (µV)
184
182
180
= 5V
V
REF
= 0V
V
IN
= 25°C
T
A
–1
0
IN(CM)
Offset Error vs Temperature
(2x Speed Mode)
240
VCC = 5V
= 5V
V
REF
230
= 0V
V
IN
= GND
V
IN(CM)
220
210
200
190
OFFSET ERROR (µV)
180
170
1
V
IN(CM)
4
(V)
3
2
5
6
2485 G34
160
–3090
–45
–15
15
30
0
TEMPERATURE (°C)
75
45
60
2485 G35
2485fa
9
LTC2485
FREQUENCY AT VCC (Hz)
1
0
–20
–40
–60
–80
–100
–120
–140
1k100k
2485 G38
10100
10k1M
REJECTION (dB)
VCC = 4.1V DC
REF
+
= 2.5V
REF
–
= GND
IN
+
= GND
IN
–
= GND
T
A
= 25°C
UW
TYPICAL PERFOR A CE CHARACTERISTICS
Offset Error vs V
(2x Speed Mode)
250
V
= 2.5V
REF
= 0V
V
IN
V
IN(CM)
200
= 25°C
T
A
150
100
OFFSET ERROR (µV)
50
0
3
2.7
= GND
3.5
–20
–40
–60
–80
RREJECTION (dB)
–100
–120
–140
CC
4
VCC (V)
4.5
5.5
5
2485 G36
PSRR vs Frequency at V
(2x Speed Mode)
0
VCC = 4.1V DC ±1.4V
+
= 2.5V
REF
–
= GND
REF
+
= GND
IN
–
= GND
IN
= 25°C
T
A
0
60
20
80
40
FREQUENCY AT VCC (Hz)
100
120160
140
Offset Error vs V
(2x Speed Mode)
240
VCC = 5V
= 0V
V
IN
230
V
IN(CM)
= 25°C
T
A
220
210
200
190
OFFSET ERROR (µV)
180
170
160
0
CC
180
2485 G39
REF
= GND
124
220200
3
V
(V)
REF
–20
–40
–60
–80
REJECTION (dB)
–100
–120
–140
30600
PSRR vs Frequency at V
(2x Speed Mode)
5
2485 G37
PSRR vs Frequency at V
(2x Speed Mode)
0
VCC = 4.1V DC ±0.7V
+
= 2.5V
REF
–
= GND
REF
+
= GND
IN
–
= GND
IN
= 25°C
T
A
306503070030800
FREQUENCY AT VCC (Hz)
CC
CC
30750
2485 G40
10
2485fa
LTC2485
U
UU
PI FU CTIO S
REF+ (Pin 1), REF– (Pin 3): Differential Reference Input.
The voltage on these pins can have any value between GND
and V
more positive than the reference negative input, REF
at least 0.1V.
V
(Pin 8) with a 1µF tantalum capacitor in parallel with 0.1µF
ceramic capacitor as close to the part as possible.
IN+ (Pin 4), IN– (Pin 5): Differential Analog Input. The
voltage on these pins can have any value between
GND – 0.3V and V
converter bipolar input range (VIN = IN+ – IN–) extends
from –0.5 • V
the converter produces unique overrange and underrange
output codes.
SCL (Pin 6): Serial Clock Pin of the I2C Interface. The
LTC2485 can only act as a slave and the SCL pin only
accepts external serial clock. Data is shifted into the SDA
pin on the rising edges of the SCL clock and output
through the SDA pin on the falling edges of the
SCL clock.
as long as the reference positive input, REF+, is
CC
(Pin 2): Positive Supply Voltage. Bypass to GND
CC
+ 0.3V. Within these limits the
CC
to 0.5 • V
REF
. Outside this input range
REF
–
, by
2
SDA (Pin 7): Bidirectional Serial Data Line of the I
C
Interface. In the transmitter mode (Read), the conversion
result is output through the SDA pin, while in the receiver
mode (Write), the device configuration bits are input
through the SDA pin. At data input mode, the pin is high
impedance; while at data output mode, it is an open-drain
N-channel driver and therefore an external pull-up resistor
or current source to V
is needed.
CC
GND (Pin 8): Ground. Connect this pin to a ground plane
through a low impedance connection.
CA1 (Pin 9): Chip Address Control Pin. The CA1 pin is
configured as a three state (LOW, HIGH, or Floating)
address control bit for the device I
CA0/F
(Pin 10): Chip Address Control Pin/External Clock
0
Input Pin. When no transition is detected on the CA0/F
2
C address.
0
pin, it is a two state (HIGH or Floating) address control bit
for the device I
external clock signal with a frequency f
2
C address. When the pin is driven by an
of at least
EOSC
10kHz, the converter uses this signal as its system clock
and the fundamental digital filter rejection null is located at
a frequency f
/5120 and sets the Chip Address CA0
EOSC
internally to a HIGH.
UU
W
FU CTIO AL BLOCK DIAGRA
+
REF
1
+
IN
4
–
IN
5
TEMP
SENSOR
MUX
+
IN
–
IN
REF
AUTOCALIBRATION
–
REF
3
+
REF
3RD ORDER
∆Σ ADC
–
AND CONTROL
2
V
CC
SCL
6
SDA
CA1
CA0/F
0
2485 FB
7
9
10
2485fa
8
GND
I2C
SERIAL
INTERFACE
INTERNAL
OSCILLATOR
11
LTC2485
WUUU
APPLICATIO S I FOR ATIO
CONVERTER OPERATION
Converter Operation Cycle
The LTC2485 is a low power, ∆Σ analog-to-digital con-
2
verter with an I
C interface. After power on reset, its
operation is made up of three states. The converter
operating cycle begins with the conversion, followed by
the low power sleep state and ends with the data output/
input (see Figure 1).
POWER ON RESET
DEFAULT CONFIGURATION:
EXTERNAL INPUT
50/60Hz REJECTION
1X SPEED, AUTOCAL
CONVERSION
SLEEP
NO
ACKNOWLEDGE
YES
DATA OUTPUT
LTC2485 is addressed for a read operation, the device
begins outputting the conversion result under control of
the serial clock (SCL). There is no latency in the conversion result. The data output is 32 bits long and contains a
24-bit plus sign conversion result. This result is shifted
out on the SDA pin under the control of the SCL. Data is
updated on the falling edges of SCL allowing the user to
reliably latch data on the rising edge of SCL. In write
operation, the device accepts one configuration byte and
the data is shifted in on the rising edges of the SCL. A new
conversion is initiated by a STOP condition following a
valid write operation or at the conclusion of a data read
operation (read out all 32 bits).
2
I
C INTERFACE
2
The LTC2485 communicates through an I
2
The I
C interface is a 2-wire open-drain interface sup-
C interface.
porting multiple devices and masters on a single bus. The
connected devices can only pull the bus wires LOW and
they never drive the bus HIGH. The bus wires are externally connected to a positive supply voltage via a currentsource or pull-up resistor. When the bus is free, both
lines are HIGH. Data on the I2C-bus can be transferred at
rates of up to 100kbit/s in the Standard-mode and up to
400kbit/s in the Fast-mode.
STOP
NO
OR READ
32-BITS
YES
2485 F01
Figure 1. LTC2485 State Transition Diagram
Initially, the LTC2485 performs a conversion. Once the
conversion is complete, the device enters the sleep state.
While in this sleep state, power consumption is reduced
by two orders of magnitude. The part remains in the sleep
state as long as it is not addressed for a read/write
operation. The conversion result is held indefinitely in a
static shift register while the converter is in the sleep state.
The device will not acknowledge an external request
during the conversion state. After a conversion is finished,
the device is ready to accept a read/write request. Once the
Each device on the I2C bus is recognized by a unique
address stored in that device and can operate as either a
transmitter or receiver, depending on the function of the
device. In addition to transmitters and receivers, devices
can also be considered as masters or slaves when performing data transfers. A master is the device which
initiates a data transfer on the bus and generates the clock
signals to permit that transfer. At the same time any device
addressed is considered a slave.
The LTC2485 can only be addressed as a slave. Once
addressed, it can receive configuration bits or transmit the
last conversion result. Therefore the serial clock line SCL
is an input only and the data line SDA is bidirectional. The
device supports the Standard-mode and the Fast-mode
for data transfer speeds up to 400kbit/s. Figure 2 shows
the definition of timing for Fast/Standard-mode devices
2
on the I
C-bus.
2485fa
12
WUUU
APPLICATIO S I FOR ATIO
LTC2485
The START and STOP Conditions
A START condition is generated by transitioning SDA from
HIGH to LOW while SCL is HIGH. The bus is considered to
be busy after the START condition. When the data transfer
is finished, a STOP condition is generated by transitioning
SDA from LOW to HIGH while SCL is HIGH. The bus is free
again a certain time after the STOP condition. START and
STOP conditions are always generated by the master.
When the bus is in use, it stays busy if a repeated START
(Sr) is generated instead of a STOP condition. The
repeated START (Sr) conditions are functionally identical
to the START (S).
SDA
t
t
HD;DAT
SU;DAT
t
HIGH
t
r
t
SU;STA
SCL
t
f
t
LOW
t
SSrPS
HD;STA
t
r
Data Transferring
After the START condition, the I
2
C bus is busy and data
transfer is set between a master and a slave. Data is
2
transferred over I
C in groups of nine bits (one byte)
followed by an acknowledge bit, therefore each group
takes nine SCL cycles. The transmitter releases the SDA
line during the acknowledge clock pulse and the receiver
issues an Acknowledge (ACK) by pulling SDA LOW or
leaves SDA HIGH to indicate a Not Acknowledge (NAK)
condition. Change of data state can only happen while SCL
is LOW.
t
HD;STA
t
SP
t
SU;STO
t
t
r
BUF
Figure 2. Definition of Timing for F/S-Mode Devices on the I2C-Bus
2485 F02
2485fa
13
LTC2485
WUUU
APPLICATIO S I FOR ATIO
Accessing the Special Features of the LTC2485
The LTC2485 combines a high resolution, low noise ∆Σ
analog-to-digital converter with an on-chip selectable temperature sensor, programmable digital filter and output
rate control. These special features are selected through
a single 8-bit serial input word during the data input/output cycle (see Figure 3).
The LTC2485 powers up in a default mode commonly
used for most measurements. The device will remain in
this mode until a valid write cycle is performed. In this
default mode, the measured input is external, the digital
filter simultaneously rejects 50Hz and 60Hz line frequency
noise, and the speed mode is 1x (offset automatically,
continuously calibrated).
The I2C serial interface grants access to any or all special
functions contained within the LTC2485. In order to
change the mode of operation, a valid write address
followed by 8 bits of data are shifted into the device (see
Table 1). The first 4 bits are reserved and should be low.
The 5th bit (IM) is used to select the internal temperature
sensor as the conversion input, while the 6th and 7th bits
(FA, FB) combine to determine the line frequency rejection mode. The 8th bit (SPD) is used to double the output
rate by disabling the offset auto calibration.
Temperature Sensor (IM)
The LTC2485 includes an on-chip temperature sensor. The
temperature sensor is selected by setting IM = 1 in the serial
input data stream. Conversions are performed directly on
the temperature sensor by the converter. While operating
in this mode, the device behaves as a temperature to bits
converter. The digital reading is proportional to the absolute temperature of the device. This feature allows the
converter to linearize temperature sensors or continuously
remove temperature effects from external sensors. Several
applications leveraging this feature are presented in more
detail in the applications section. While operating in this
mode, the speed is set to normal independent of the control bit (SPD).
Table 1. Selecting Special Modes
IMFAFB SPD COMMENTS
0000External Input, 50Hz and 60Hz Rejection,
Autocalibration
0010
0100
0001External Input, 50Hz and 60Hz Rejection,
0011External Input, 50Hz Rejection, 2x Speed
0101External Input, 60Hz Rejection, 2x Speed
1000Temperature Input, 50Hz and 60Hz Rejection,
101XTemperature Input, 50Hz Rejection,
110XTemperature Input, 60Hz Rejection,
X11XReserved, Do Not Use
External Input, 50Hz Rejection,
Autocalibration
External Input, 60Hz Rejection,
Autocalibration
2x Speed
Autocalibration
Autocalibration
Autocalibration
SCL
SDA
14
START BY
MASTER
2 … 7 89
1
7-BIT ADDRESS
SLEEP
Figure 3. Timing Diagram for Writing to the LTC2485
ACK BY
LTC2485
1 23456 789
FAFBSPDIMW
ACK BY
LTC2485
DATA INPUT
2485 F03
2485fa
WUUU
APPLICATIO S I FOR ATIO
LTC2485
Rejection Mode (FA, FB)
The LTC2485 includes a high accuracy on-chip oscillator
with no required external components. Coupled with a 4th
order digital lowpass filter, the LTC2485 rejects line frequency noise. In the default mode, the LTC2485 simultaneously rejects 50Hz and 60Hz by at least 87dB. The
LTC2485 can also be configured to selectively reject 50Hz
or 60Hz to better than 110dB.
Speed Mode (SPD)
The LTC2485 continuously performs offset calibrations.
Every conversion cycle, two conversions are automatically performed (default) and the results combined. This
result is free from offset and drift. In applications where
the offset is not critical, the autocalibration feature can be
disabled with the benefit of twice the output rate.
Linearity, full-scale accuracy and full-scale drift are identical for both 2x and 1x speed modes. In both the 1x and
2x speed there is no latency. This enables input steps or
multiplexer channel changes to settle in a single conversion
cycle easing system overhead and increasing the effective
conversion rate.
LTC2485 Data Format
After a START condition, the master sends a 7-bit address
followed by a R/W bit. The bit R/W is 1 for a Read request
and 0 for a Write request. If the 7-bit address agrees with
an LTC2485’s address, that device is selected. When the
device is in the conversion state, it does not accept the
request and issues a Not-Acknowledge (NAK) by leaving
SDA HIGH. A write operation will also generate an NAK
signal. If the conversion is complete, it issues an acknowledge (ACK) by pulling SDA LOW.
The LTC2485 has two registers. The output register
contains the result of the last conversion and a user
programmable configuration register that sets the converter operation mode.
Th
e output register contains the last conversion result.
After each conversion is completed, the device automatically enters the sleep state where the supply current is
reduced to 1µA. When the LTC2485 is addressed for a
Read operation, it acknowledges (by pulling SDA LOW)
and acts as a transmitter. The master and receiver can read
up to four bytes from the LTC2485. After a complete Read
operation (4 bytes), the output register is emptied, a new
conversion is initiated, and a following Read request in the
same output phase will be NAKed. The LTC2485 output
data stream is 32 bits long, shifted out on the falling edges
of SCL. The first bit is the conversion result sign bit (SIG),
(see Tables 2 and 3). This bit is HIGH if V
if V
<0. The second bit is the most significant bit (MSB)
*The differential input voltage VIN = IN+ – IN–. **The full-scale voltage FS = 0.5 • V
REF
.
2485fa
15
LTC2485
WUUU
APPLICATIO S I FOR ATIO
of the result.
indicate over range conditions. If both bits are HIGH, the
to
The first two bits (SIG and MSB) can be used
differential input voltage is above +FS and the following 24
bits are set to LOW to indicate an overrange condition. If
both bits are LOW, the input voltage is below –FS and the
following 24 bits are set to HIGH to indicate an underrange
condition. The function of these two bits is summarized in
Table 1. The next 24 bits contain the conversion results in
binary two’s complement format. The remaining six bits
are Sub LSBs below the 24-bit level.
As long as the voltage on the IN
tained within the – 0.3V to (V
+
and IN– pins is main-
+ 0.3V) absolute maximum
CC
operating range, a conversion result is generated for any
differential input voltage
+FS=0.5 • V
. For differential input voltages greater than
REF
from –FS = –0.5 • V
VIN
REF
to
+FS, the conversion result is clamped to the value corresponding to the +FS + 1LSB. For differential input voltages
below –FS, the conversion result is clamped to the value
corresponding to –FS – 1LSB.
Initiating a New Conversion
When the LTC2485 finishes a conversion, it automatically
enters the sleep state. Once in the sleep state, the device
is ready for a Read operation. After the device acknowledges a Read request, the device exits the sleep state and
enters the data output state. The data output state con-
cludes and the LTC2485 starts a new conversion once a
STOP condition is issued by the master or all 32 bits of data
are read out of the device.
During the data read cycle, a stop command may be issued
by the master controller in order to start a new conversion
and abort the data transfer. This stop command must be
issued during the ninth clock cycle of a byte read when the
bus is free (the ACK/NAK cycle).
LTC2485 Address
The LTC2485 has two address pins, enabling one in 6
possible addresses, as shown in Table 4.
Table 4. LTC2485 Address Assignment
CA1CA0/F0 *Address
LOWHIGH001 01 00
LOWFloating001 01 01
FloatingHIGH001 01 11
FloatingFloating010 01 00
HIGHHIGH010 01 10
HIGHFloating010 01 11
* CA0/F0 is treated as HIGH when driven by a valid external clock.
In addition to the configurable addresses listed in Table 5,
the LTC2485 also contains a global address (1110111)
which may be used for synchronizing multiple LTC2485s.
START BY
MASTER
16
7 … …89 1 29
1
7-BIT
ADDRESS
ACK BY
LTC2485
SLEEPDATA OUTPUT
Figure 4. Timing Diagram for Reading from the LTC2485
1 23456 789
LSBRMSBSGND23
ACK BYSUB LSBs
MASTER
NAK BY
MASTER
2485 F04
2485fa
SACKDATASrDATA TRANSFERRINGP
SLEEPDATA INPUT/OUTPUTCONVERSIONCONVERSION
7-BIT ADDRESS
R/W
2485 F05
WUUU
APPLICATIO S I FOR ATIO
LTC2485
OPERATION SEQUENCE
The LTC2485 acts as a transmitter or receiver. The device
may be programmed to perform several functions. These
include measuring an external differential input signal or
an integrated temperature sensor, selecting line frequency
rejection (50Hz, 60Hz, or simultaneous 50Hz and 60Hz),
and a 2x speed up mode.
Continuous Read
In applications where the configuration does not need to
change for each conversion cycle, the conversion result
can be continuously read. The configuration remains
unchanged from the last value written into the device. If
the device has not been written to since power up, the
configuration is set to the default value (Input External,
simultaneous 50Hz/60Hz rejection, and 1x speed mode).
The operation sequence is shown in Figure 6. When the
conversion is finished, the device may be addressed for
a read operation. At the end of a read operation, a new
conversion begins. At the conclusion of the conversion
cycle, the next result may be read using the method
described above. If the conversion cycle is not concluded and a valid address selects the device, the LTC2485
generates a NAK signal indicating the conversion cycle
is in progress.
Continuous Read/Write
Once the conversion cycle is concluded, the LTC2485 can
be written to then read from, using the repeated Start
(Sr) command.
Figure 7 shows a cycle which begins with a data Write, a
repeated start, followed by a read, and concluded with a
stop command. The following conversion begins after all
32 bits are read out of the device or after the STOP
command and uses the newly programmed configuration data.
Figure 6. Consecutive Reading at the Same Configuration
7-BIT ADDRESS
Figure 7. Write, Read, Start Conversion
CONVERSION
7-BIT ADDRESSSRW ACKACKWRITESrPREAD
7-BIT ADDRESSSSRRACKACKREADREADPP
2485 F06
2485 F07
2485fa
17
LTC2485
WUUU
APPLICATIO S I FOR ATIO
Discarding a Conversion Result and Initiating a New
Conversion with Optional Configuration Updating
At the conclusion of a conversion cycle, a Write cycle can
be initiated. Once the Write cycle is acknowledged, a stop
(P) command initiates a new conversion. If a new configuration is required, this data can be written into the
device and a stop command initiates a new conversion,
see Figure 8.
Synchronizing Multiple LTC2485s with the Global
Address Call
In applications where several LTC2485s are used on the
2
same I
C bus, all LTC2485s can be synchronized with the
global address call. To achieve this, first all the LTC2485s
must have completed the conversion cycle. The master
issues a Start, followed by the LTC2485 global address
1110111 and a Write request. All LTC2485s will be selected and acknowledge the request. The master then
sends the write byte (Optional) and ends the Write operation with a STOP. This will update the configuration
registers (if a write byte was sent) and initiate a new
conversion simultaneously on all the LTC2485s, as shown
in Figure 9. In order to synchronize the start of conversion
without affecting the configuration registers, the Write
operation can be aborted with a STOP. This initiates a new
conversion on all the LTC2485s without changing the
configuration registers.
Easy Drive Input Current Cancellation
The LTC2485 combines a high precision delta-sigma ADC
with an automatic differential input current cancellation
front end. A proprietary front-end passive sampling
network transparently removes the differential input current. This enables external RC networks and high impedance sensors to directly interface to the LTC2485 without
external amplifiers. The remaining common mode input
current is eliminated by either balancing the differential
input impedances or setting the common mode input
equal to the common mode reference (see Automatic
Input Current Cancellation section). This unique architecture does not require on-chip buffers enabling input
signals to swing all the way to ground and up to V
CC
.
Furthermore, the cancellation does not interfere with the
transparent offset and full-scale auto-calibration and the
absolute accuracy (full scale + offset + linearity) is maintained even with external RC networks.
Conversion Clock
A major advantage the delta-sigma converter offers over
conventional type converters is an on-chip digital filter
(commonly implemented as a SINC or Comb filter). For high
resolution, low frequency applications, this filter is typically
designed to reject line frequencies of 50Hz or 60Hz plus their
harmonics. The filter rejection performance is directly related to the accuracy of the converter system clock. The
18
7-BIT ADDRESS
SW ACKWRITE (OPTIONAL)P
CONVERSIONCONVERSIONSLEEPDATA INPUT
Figure 8. Start a New Conversion without Reading Old Conversion Result
SCL
SDA
LTC2485LTC2485…LTC2485
GLOBAL ADDRESS
SW ACKWRITE (OPTIONAL)P
ALL LTC2485s IN SLEEPCONVERSION OF ALL LTC2485s
Figure 9. Synchronize the LTC2485s with the Global Address Call
DATA INPUT
2485 F08
2485 F09
2485fa
WUUU
APPLICATIO S I FOR ATIO
LTC2485
LTC2485 incorporates a highly accurate on-chip oscillator.
This eliminates the need for external frequency setting components such as crystals or oscillators.
Frequency Rejection Selection (CA0/F
)
0
The LTC2485 internal oscillator provides better than 110dB
normal mode rejection at the line frequency and all its
harmonics (up to the 255th) for 50Hz ±2% or 60Hz ±2%,
or better than 87dB normal mode rejection from 48Hz to
62.4Hz. The rejection mode is selected by writing to the
on-chip configuration register (the default mode at power
up is simultaneous 50Hz/60Hz rejection).
When a fundamental rejection frequency different from
50Hz or 60Hz is required or when the converter must be
synchronized with an outside source, the LTC2485 can
operate with an external conversion clock. The converter
automatically detects the presence of an external clock
signal at the CA0/F
pin and turns off the internal oscilla-
0
tor. The chip address for CA0 is internally set HIGH. The
frequency f
of the external signal must be at least
EOSC
10kHz to be detected. The external clock signal duty cycle
is not significant as long as the minimum and maximum
specifications for the high and low periods t
HEO
and t
LEO
are observed.
While operating with an external conversion clock of a
frequency f
normal mode rejection in a frequency range of f
, the LTC2485 provides better than 110dB
EOSC
EOSC
/5120
± 4% and its harmonics. The normal mode rejection as a
function of the input frequency deviation from f
EOSC
/5120
is shown in Figure 10.
Whenever an external clock is not present at the CA0/F
0
pin, the converter automatically activates its internal oscillator and enters the Internal Conversion Clock mode.
CA0/F
may be tied HIGH or left floating in order to set the
0
chip address. The LTC2485 operation will not be disturbed if the change of conversion clock source occurs
during the sleep state or during the data output state while
the converter uses an external serial clock. If the change
occurs during the conversion state, the result of the
conversion in progress may be outside specifications but
the following conversions will not be affected.
Table 5 summarizes the duration of the conversion state of
each state and the achievable output data rate as a function
of f
.
EOSC
–80
–85
–90
–95
–100
–105
–110
–115
–120
–125
NORMAL MODE REJECTION (dB)
–130
–135
–140
–12–8–404812
DIFFERENTIAL INPUT SIGNAL FREQUENCY
DEVIATION FROM NOTCH FREQUENCY f
Figure 10. LTC2485 Normal Mode Rejection When
Using an External Oscillator
EOSC
/5120(%)
2485 F10
Table 6. LTC2485 State Duration
STATEOPERATING MODEDURATION
CONVERSIONInternal Oscillator60Hz Rejection133ms, Output Data Rate ≤ 7.5 Readings/s for 1x Speed Mode
67ms, Output Data Rate ≤ 15 Readings/s for 2x Speed Mode
50Hz Rejection160ms, Output Data Rate ≤ 6.2 Readings/s for 1x Speed Mode
80ms, Output Data Rate ≤ 12.5 Readings/s for 2x Speed Mode
50Hz/60Hz Rejection147ms, Output Data Rate ≤ 6.8 Readings/s for 1x Speed Mode
73.6ms, Output Data Rate ≤ 13.6 Readings/s for 2x Speed Mode
data output has no latency, filter settling
delay or redundant data associated with the conversion
cycle. There is a one-to-one correspondence between the
conversion and the output data. Therefore, multiplexing
multiple analog voltages is easy.
The LTC2485 performs offset and full-scale calibrations
every conversion cycle. This calibration is transparent to the
user and has no effect on the cyclic operation described
above. The advantage of continuous calibration is extreme
stability of offset and full-scale readings with respect to
time, supply voltage change and temperature drift.
Power-Up Sequence
The LTC2485 automatically enters an internal reset state
when the power supply voltage V
drops below approxi-
CC
mately 2V. This feature guarantees the integrity of the
conversion result.
When the VCC voltage rises above this critical threshold,
the converter creates an internal power-on-reset (POR)
signal with a duration of approximately 4ms. The POR
signal clears all internal registers. Following the POR
signal, the LTC2485 starts a normal conversion cycle and
follows the succession of states described in Figure 1. The
first conversion result following POR is accurate within the
specifications of the device if the power supply voltage is
restored within the operating range (2.7V to 5.5V) before
the end of the POR time interval.
On-Chip Temperature Sensor
The LTC2485 contains an on-chip PTAT (proportional to
absolute temperature) signal that can be used as a temperature sensor. The internal PTAT has a typical value of 420mV
at 27°C and is proportional to the absolute temperature
value with a temperature coefficient of 420/(27 + 273) =
1.40mV/°C (SLOPE), as shown in Figure 11. The internal
PTAT signal is used in a single-ended mode referenced to
device ground internally. The 1x speed mode with automatic offset calibration is automatically selected for the internal PTAT signal measurement as well.
When using the internal temperature sensor, if the output
code is normalized to R
SDA
= V
PTAT/VREF
, the temperature
is calculated using the following formula:
RV
•
=
K
SDAREF
SLOPE
in Kelvin
T
and
RV
•
T
SDAREF
=°
C
SLOPE
–
in C273
where SLOPE is nominally 1.4mV/°C.
Since the PTAT signal can have an initial value variation
which results in errors in SLOPE, to achieve absolute
temperature measurements, a one-time calibration is
needed to adjust the SLOPE value. The converter output of
the PTAT signal, R0
, is measured at a known tempera-
SDA
ture T0 (in °C) and the SLOPE is calculated as:
This calibrated SLOPE can be used to calculate the
temperature.
If the same V
temperature measurement, the actual value of the V
source is used during calibration and
REF
REF
is
not needed to measure the temperature as shown in the
calculation below:
•
RV
T
SDAREF
=
C
SLOPE
R
SDA
=+
0
R
SDA
600
500
(mV)
400
PTAT
V
300
200
–60
Figure 11. Internal PTAT Signal vs Temperature
–
273
0273273
•–
T
()
VCC = 5V
IM = 1
SLOPE = 1.40mV/°C
30090–3060
TEMPERATURE (°C)
120
2485 F11
2485fa
20
IINIIN
VV
R
I REF
VV V
R
V
VR
VD
R
VV V
R
V
VR
where
AVGAVG
IN CMREF CM
EQ
AVG
REFINCM REFCM
EQ
IN
REF EQ
REF T
EQ
REFREF CMIN CM
EQ
IN
REF EQ
+
+
REF+REF
–
()=()
=
−
()
=
−+
−−≅
+
()
–
()()
() ()
.
.
.
.
.–
.
–
05
15
05
05
15
05
2
2
:
.
V
VININ
V
IN IN
RM INTERNAL OSCILLATOR Hz MODE
REFCM
IN
INCM
EQ
=
=−
=
+
−
=
=Ω
=
()
+−
+−
V,
REF
=
REF
+
REF–+
2
2
27160Ω
R2.98M INTERNAL OSCILLATOR 50Hz AND 60Hz MODE
R0.833 10/ fEXTERNAL OSCILLATOR
D IS THE DENSITY OF A DIGITAL TRANSITION AT THE MODULATOR OUTPUT
EQ
EQ
12
EOSC
T
WHERE REF– IS INTERNALLY TIED TO GND
WUUU
APPLICATIO S I FOR ATIO
LTC2485
Reference Voltage Range
The LTC2485 external reference voltage range is 0.1V to
. The converter output noise is determined by the
V
CC
thermal noise of the front-end circuits, and as such, its
value in nanovolts is nearly constant with reference voltage. A reduced reference voltage will improve the converter performance when operated with an external conversion clock (external F
output data rates (see the Output Data Rate section). V
signal) at substantially higher
O
REF
must be ≥1.1V to use the internal temperature sensor.
The reference input is differential. The differential reference input range (V
the common mode reference input range is 0V to V
= REF+ – REF–) is 100mV to VCC and
REF
CC
.
Input Voltage Range
The analog input is truly differential with an absolute/
common mode range for the IN
extending from GND – 0.3V to V
+
and IN– input pins
+ 0.3V. Outside
CC
these limits, the ESD protection devices begin to turn on
and the errors due to input leakage current increase rapidly.
Within these limits, the LTC2485 converts the bipolar
differential input signal, V
where FS = 0.5 • V
REF
= IN+ – IN–, from –FS to +FS
IN
. Beyond this range, the converter
indicates the overrange or the underrange condition using
distinct output codes. Since the differential input current
cancellation does not rely on an on-chip buffer, current
cancellation and DC performance is maintained rail-to-rail.
I
nput signals applied to IN+ and IN– pins may extend by
300mV below ground and above V
. In order to limit any
CC
fault current, resistors of up to 5k may be added in series
with the IN
+
and IN– pins without affecting the performance of the devices. The effect of the series resistance on
the converter accuracy can be evaluated from the curves
presented in the Input Current/Reference Current sections. In addition, series resistors will introduce a temperature dependent offset error due to the input leakage
current. A 1nA input leakage current will develop a 1ppm
offset error on a 5k resistor if V
= 5V. This error has a
REF
very strong temperature dependency.
Driving the Input and Reference
The input and reference pins of the LTC2485 converter are
directly connected to a network of sampling capacitors.
Depending upon the relation between the differential input
voltage and the differential reference voltage, these capacitors are switching between these four pins transferring
small amounts of charge in the process. A simplified equivalent circuit is shown in Figure 12.
V
CC
+
I
REF
+
V
REF
+
I
IN
+
V
IN
–
I
IN
–
V
IN
–
I
REF
–
V
REF
SWITCHING FREQUENCY
= 123kHz INTERNAL OSCILLATOR
f
SW
= 0.4 • f
f
SW
I
LEAK
I
LEAK
V
CC
V
CC
I
LEAK
I
LEAK
V
CC
EXTERNAL OSCILLATOR
EOSC
RSW (TYP)
10k
RSW (TYP)
I
LEAK
10k
I
LEAK
RSW (TYP)
10k
RSW (TYP)
I
LEAK
I
LEAK
10k
2485 F12
C
EQ
12pF
(TYP)
Figure 12. LTC2485 Equivalent Analog Input Circuit
2485fa
21
LTC2485
WUUU
APPLICATIO S I FOR ATIO
For a simple approximation, the source impedance R
S
driving an analog input pin (IN+, IN–, REF+ or REF–) can be
considered to form, together with R
and CEQ (see
SW
Figure 12), a first order passive network with a time constant τ = (R
+ RSW) • CEQ. The converter is able to sample
S
the input signal with better than 1ppm accuracy if the
sampling period is at least 14 times greater than the input
circuit time constant τ. The sampling process on the four
input analog pins is quasi-independent so each time constant should be considered by itself and, under worst-case
circumstances, the errors may add.
When using the internal oscillator, the LTC2485’s frontend switched-capacitor network is clocked at 123kHz
corresponding to an 8.1µs sampling period. Thus, for
settling errors of less than 1ppm, the driving source
impedance should be chosen such that τ ≤ 8.1µs/14 =
580ns. When an external oscillator of frequency f
used, the sampling period is 2.5/f
error of less than 1ppm, τ ≤ 0.178/f
and, for a settling
EOSC
.
EOSC
EOSC
is
Automatic Differential Input Current Cancellation
In applications where the sensor output impedance is low
(up to 10kΩ with no external bypass capacitor or up to
500Ω with 0.001µF bypass), complete settling of the input
occurs. In this case, no errors are introduced and direct
digitization of the sensor is possible.
For many applications, the sensor output impedance combined with external bypass capacitors produces RC time
constants much greater than the 580ns required for 1ppm
accuracy. For example, a 10kΩ bridge driving a 0.1µF
bypass capacitor has a time constant an order of magnitude greater than the required maximum. Historically,
settling issues were solved using buffers. These buffers
led to increased noise, reduced DC performance (Offset/
Drift), limited input/output swing (cannot digitize signals
near ground or V
), added system cost and increased
CC
power. The LTC2485 uses a proprietary switching algorithm that forces the average differential input current to
zero independent of external settling errors. This allows
accurate direct digitization of high impedance sensors
without the need of buffers (see Figures 13 to 15). Additional errors resulting from mismatched leakage currents
must also be taken into account.
The switching algorithm forces the average input current
on the positive input (I
current on the negative input (I
+
) to be equal to the average input
IN
–
). Over the complete
IN
conversion cycle, the average differential input current
(I
IN+
zero, the common mode input current (I
–
– I
) is zero. While the differential input current is
IN
IN
+
+ I
IN
–
)/2 is
proportional to the difference between the common mode
input voltage (V
voltage (V
REFCM
) and the common mode reference
INCM
).
In applications where the input common mode voltage is
equal to the reference common mode voltage, as in the
case of a balance bridge type application, both the differential and common mode input current are zero. The
accuracy of the converter is unaffected by settling errors.
Mismatches in source impedances between IN
+
and IN
–
also do not affect the accuracy.
In applications where the input common mode voltage is
constant but different from the reference common mode
voltage, the differential input current remains zero while
the common mode input current is proportional to the
difference between V
INCM
and V
. For a reference
REFCM
common mode of 2.5V and an input common mode of
1.5V, the common mode input current is approximately
0.74µA (in simultaneous 50Hz/60Hz rejection mode). This
common mode input current has no effect on the accuracy
if the external source impedances tied to IN
+
and IN– are
matched. Mismatches in these source impedances lead to
a fixed offset error but do not affect the linearity or fullscale reading. A 1% mismatch in 1kΩ source resistances
leads to a 15ppm shift (74µV) in offset voltage.
In applications where the common mode input voltage
varies as a function of input signal level (single-ended
input, RTDs, half bridges, current sensors, etc.), the
common mode input current varies proportionally with
input voltage. For the case of balanced input impedances,
the common mode input current effects are rejected by the
large CMRR of the LTC2485 leading to little degradation in
accuracy. Mismatches in source impedances lead to gain
errors proportional to the difference between the common
mode input voltage and the common mode reference
voltage. 1% mismatches in 1kΩ source resistances lead
to worst-case gain errors on the order of 15ppm or 1LSB
(for 1V differences in reference and input common mode
22
2485fa
WUUU
APPLICATIO S I FOR ATIO
LTC2485
voltage). Table 6 summarizes the effects of mismatched
source impedance and differences in reference/input common mode voltages.
Table 6. Suggested Input Configuration for LTC2485
IN+ and IN–. Can Takeand IN–. Can Take Large
Large Source Resistance Source Resistance.
with Negligible ErrorUnbalanced Resistance
Results in an Offset
Which Can be Calibrated
> 1nF at Both IN+Minimize IN+ and IN
EXT
and IN–. Can Take LargeCapacitors and Avoid
Source Resistance withLarge Source Impedance
Negligible Error(<5k Recommended)
+
–
The magnitude of the dynamic input current depends upon
the size of the very stable internal sampling capacitors and
upon the accuracy of the converter sampling clock. The
accuracy of the internal clock over the entire temperature
and power supply range is typically better than 0.5%. Such
a specification can also be easily achieved by an external
clock. When relatively stable resistors (50ppm/°C) are
used for the external source impedance seen by IN
+
and
IN–, the expected drift of the dynamic current and offset
will be insignificant (about 1% of their respective values
over the entire temperature and voltage range). Even for
the most stringent applications, a one-time calibration
operation may be sufficient.
R
SOURCE
V
V
INCM
INCM
+ 0.5V
– 0.5V
IN
R
SOURCE
IN
C
EXT
C
EXT
Figure 13. An RC Network at IN+ and IN
80
VCC = 5V
= 5V
V
REF
60
+
= 3.75V
V
IN
–
= 1.25V
V
IN
40
= 25°C
T
A
20
0
–20
+FS ERROR (ppm)
–40
–60
–80
1
Figure 14. +FS Error vs R
C
= 1nF, 0.1µF, 1µF
EXT
1010010k
R
(Ω)
SOURCE
SOURCE
C
PAR
≅ 20pF
C
PAR
≅ 20pF
C
= 0pF
EXT
= 100pF
C
EXT
1k
at IN+ and IN
+
IN
LTC2485
–
IN
100k
2485 F14
2485 F13
–
–
In addition to the input sampling charge, the input ESD
protection diodes have a temperature dependent leakage
current. This current, nominally 1nA (±10nA max), results
in a small offset shift. A 1k source resistance will create a
1µV typical and 10µV maximum offset voltage.
80
VCC = 5V
= 5V
V
REF
60
+
= 1.25V
V
IN
–
= 3.75V
V
IN
40
= 25°C
T
A
20
0
–20
–FS ERROR (ppm)
–40
–60
–80
1
C
EXT
1010010k
R
SOURCE
Figure 15. –FS Error vs R
= 1nF, 0.1µF, 1µF
= 100pF
C
EXT
C
= 0pF
EXT
1k
(Ω)
at IN+ and IN
SOURCE
100k
2485 F15
–
2485fa
23
LTC2485
WUUU
APPLICATIO S I FOR ATIO
Reference Current
In a similar fashion, the LTC2485 samples the differential
reference pins REF
+
and REF– transferring small amount
of charge to and from the external driving circuits thus
producing a dynamic reference current. This current does
not change the converter offset, but it may degrade the
gain and INL performance. The effect of this current can be
analyzed in two distinct situations.
For relatively small values of the external reference capacitors (C
< 1nF), the voltage on the sampling capacitor
REF
settles almost completely and relatively large values for the
source impedance result in only small errors. Such values
for C
will deteriorate the converter offset and gain
REF
performance without significant benefits of reference filtering and the user is advised to avoid them.
Larger values of reference capacitors (C
> 1nF) may be
REF
required as reference filters in certain configurations. Such
capacitors will average the reference sampling charge and
the external source resistance will see a quasi constant
reference differential impedance.
In the following discussion, it is assumed the input and
reference common mode are the same. Using internal
oscillator for 60Hz mode, the typical differential reference
resistance is 1MΩ which generates a full-scale (V
REF
/2)
gain error of 0.51ppm for each ohm of source resistance
driving the REF+ or REF– pins. For 50Hz/60Hz mode, the
related difference resistance is 1.1MΩ and the resulting fullscale error is 0.46ppm for each ohm of source resistance
driving the REF
+
and REF– pins. For 50Hz mode, the related
difference resistance is 1.2MΩ and the resulting full-scale
error is 0.42ppm for each ohm of source resistance driving
+
the REF
external oscillator with a frequency f
and REF– pins. When CA0/F0 is driven by an
(external conver-
EOSC
sion clock operation), the typical differential reference resistance is 0.30 • 10
12
/f
EOSC
Ω and each ohm of source
resistance driving the REF+ or REF– pins will result in 1.67
–6
• 10
• f
ppm gain error. The typical +FS and –FS errors
EOSC
for various combinations of source resis-tance seen by the
+
REF
or REF– pins and external capacitance connected to
that pin are shown in Figures 16-19.
In addition to this gain error, the converter INL performance is degraded by the reference source impedance.
The INL is caused by the input dependent terms
2
/(V
–V
IN
• REQ) – (0.5 • V
REF
• DT)/REQ in the reference
REF
pin current as expressed in Figure 12. When using internal
oscillator and 60Hz mode, every 100Ω of reference source
resistance translates into about 0.67ppm additional INL
error. When using internal oscillator and 50Hz/60Hz mode,
every 100Ω of reference source resistance translates into
about 0.61ppm additional INL error. When using internal
oscillator and 50Hz mode, every 100Ω of reference source
resistance translates into about 0.56ppm additional INL
error. When CA0/F
a frequency f
ing REF
f
EOSC
+
or REF– translates into about 2.18 • 10–6 •
ppm additional INL error. Figure 20 shows the typical INL error due to the source resistance driving the REF
or REF– pins when large C
is driven by an external oscillator with
0
, every 100Ω of source resistance driv-
EOSC
values are used. The user is
REF
+
advised to minimize the source impedance driving the
REF+ and REF– pins.
In applications where the reference and input common
mode voltages are different, extra errors are introduced.
For every 1V of the reference and input common mode
voltage difference (V
REFCM
– V
) and a 5V reference,
INCM
each Ohm of reference source resistance introduces an
extra (V
REFCM
– V
INCM
)/(V
• REQ) full-scale gain error,
REF
which is 0.074ppm when using internal oscillator and
60Hz mode. When using internal oscillator and 50Hz/60Hz
mode, the extra full-scale gain error is 0.067ppm. When
using internal oscillator and 50Hz mode, the extra gain
error is 0.061ppm. If an external clock is used, the corresponding extra gain error is 0.24 • 10
–6
• f
EOSC
ppm.
The magnitude of the dynamic reference current depends
upon the size of the very stable internal sampling capacitors and upon the accuracy of the converter sampling
clock. The accuracy of the internal clock over the entire
temperature and power supply range is typically better
than 0.5%. Such a specification can also be easily achieved
by an external clock. When relatively stable resistors
(50ppm/°C) are used for the external source impedance
seen by V
REF
+
and V
–
, the expected drift of the dynamic
REF
current gain error will be insignificant (about 1% of its
value over the entire temperature and voltage range). Even
for the most stringent applications a one-time calibration
operation may be sufficient.
In addition to the reference sampling charge, the reference pins
ESD protection diodes have a temperature dependent leakage
2485fa
24
WUUU
APPLICATIO S I FOR ATIO
current. This leakage current, nominally 1nA (±10nA max),
results in a small gain error. A 100Ω source resistance will
create a 0.05µV typical and 0.5µV maximum full-scale error.
Output Data Rate
When using its internal oscillator, the LTC2485 produces
up to 7.5 samples per second (sps) with a notch frequency
of 60Hz, 6.25sps with a notch frequency of 50Hz and
6.82sps with the 50Hz/60Hz rejection mode. The actual
output data rate will depend upon the length of the sleep
and data output phases which are controlled by the user
and which can be made insignificantly short. When operated with an external conversion clock (CA0/F
to an external oscillator), the LTC2485 output data rate can
be increased as desired. The duration of the conversion
connected
0
90
VCC = 5V
80
= 5V
V
REF
+
= 3.75V
V
IN
70
–
= 1.25V
V
IN
T
= 25°C
A
60
50
40
30
+FS ERROR (ppm)
20
10
–10
C
= 0.01µF
REF
= 0.001µF
C
REF
C
REF
C
REF
0
10
0
Figure 16. +FS Error vs R
= 100pF
= 0pF
1k
100
R
SOURCE
at REF+ or REF– (Small C
SOURCE
10k
(Ω)
LTC2485
100k
2485 F16
)
REF
10
0
C
C
REF
VCC = 5V
= 5V
V
REF
+
= 1.25V
V
IN
–
= 3.75V
V
IN
= 25°C
T
A
= 0.01µF
REF
= 0.001µF
C
REF
C
REF
10
–10
–20
–30
–40
–50
–FS ERROR (ppm)
–60
–70
–80
–90
0
Figure 17. –FS Error vs R
0
–100
–200
C
= 1µF, 10µF
REF
–300
–FS ERROR (ppm)
VCC = 5V
= 5V
V
REF
0
V
IN
V
IN
= 25°C
T
A
+
= 1.25V
–
= 3.75V
200
–400
–500
Figure 19. –FS Error vs R
= 100pF
= 0pF
1k
100
R
(Ω)
SOURCE
at REF+ or REF– (Small C
SOURCE
C
REF
C
REF
600
400
R
(Ω)
SOURCE
at REF+ or REF– (Large C
SOURCE
10k
2485 F17
= 0.01µF
= 0.1µF
800
100k
1000
2485 F19
REF
REF
500
VCC = 5V
= 5V
V
REF
+
= 3.75V
V
IN
400
–
= 1.25V
V
IN
= 25°C
T
A
300
200
+FS ERROR (ppm)
100
0
200
0
)
)
Figure 18. +FS Error vs R
10
VCC = 5V
8
= 5V
V
REF
= 2.5V
V
IN(CM)
6
= 25°C
T
A
= 10µF
C
)
REF
4
REF
2
0
–2
INL (ppm OF V
–4
–6
–8
–10
–0.5
–0.3
Figure 20. INL vs DIFFERENTIAL Input Voltage and Reference
Source Resistance for C
C
= 1µF, 10µF
REF
C
REF
C
= 0.01µF
REF
600
(Ω)
0.1
(V)
800
R = 1k
R = 500Ω
R = 100Ω
0.3
400
R
SOURCE
at REF+ or REF– (Large C
SOURCE
–0.1
VIN/V
REF
> 1µF
REF
= 0.1µF
2485 F18
2485 F20
1000
0.5
REF
2485fa
)
25
LTC2485
WUUU
APPLICATIO S I FOR ATIO
phase is 41036/f
EOSC
. If f
= 307.2kHz, the converter
EOSC
behaves as if the internal oscillator is used and the notch
is set at 60Hz.
An increase in f
over the nominal 307.2kHz will
EOSC
translate into a proportional increase in the maximum
output data rate. The increase in output rate is nevertheless accompanied by three potential effects, which must
be carefully considered.
First, a change in f
will result in a proportional change
EOSC
in the internal notch position and in a reduction of the
converter differential mode rejection at the power line
frequency. In many applications, the subsequent performance degradation can be substantially reduced by relying
upon the LTC2485’s exceptional common mode rejection
and by carefully eliminating common mode to differential
mode conversion sources in the input circuit. The user
should avoid single-ended input filters and should maintain a very high degree of matching and symmetry in the
circuits driving the IN
+
and IN– pins.
Second, the increase in clock frequency will increase
proportionally the amount of sampling charge transferred through the input and the reference pins. If large
external input and/or reference capacitors (C
IN
, C
REF
) are
used, the previous section provides formulae for evaluating the effect of the source resistance upon the converter
performance for any value of f
and/or reference capacitors (C
. If small external input
EOSC
, C
IN
) are used, the
REF
effect of the external source resistance upon the LTC2485
typical performance can be inferred from Figures 14, 15,
16 and 17 in which the horizontal axis is scaled by
307200/f
EOSC
.
Third, an increase in the frequency of the external oscillator
above 1MHz (a more than 3X increase in the output data
rate) will start to decrease the effectiveness of the internal
autocalibration circuits. This will result in a progressive
degradation in the converter accuracy and linearity. Typical measured performance curves for output data rates up
to 100 readings per second are shown in Figures 21 to 28.
In order to obtain the highest possible level of accuracy
from this converter at output data rates above 20 readings
per second, the user is advised to maximize the power
supply voltage used and to limit the maximum ambient
operating temperature. In certain circumstances, a reduction of the
differential reference voltage may be beneficial.
Input Bandwidth
The combined effect of the internal SINC
4
digital filter and
of the analog and digital autocalibration circuits determines the LTC2485 input bandwidth. When the internal
oscillator is used with the notch set at 60Hz, the 3dB input
bandwidth is 3.63Hz. When the internal oscillator is used
with the notch set at 50Hz, the 3dB input bandwidth is
3.02Hz. If an external conversion clock generator of frequency f
bandwidth is 11.8 • 10
is connected to the CA0/F0 pin, the 3dB input
EOSC
–6
• f
EOSC
.
26
50
V
= V
IN(CM)
VCC = V
40
V
)
CA0/F
REF
30
20
10
OFFSET ERROR (ppm OF V
0
–10
REF(CM)
= 5V
REF
= 0V
IN
= EXT CLOCK
0
TA = 85°C
TA = 25°C
20406080
OUTPUT DATA RATE (READINGS/SEC)
10010030507090
2485 F21
3500
V
= V
IN(CM)
VCC = V
3000
CA0/F
)
REF
2500
2000
1500
1000
+FS ERROR (ppm OF V
500
0
0
REF(CM)
= 5V
REF
= EXT CLOCK
0
TA = 85°C
T
= 25°C
A
30
40
20
10
OUTPUT DATA RATE (READINGS/SEC)
6080
50
70
90
2485 F22
100
Figure 22. +FS Error vs Output Data Rate and TemperatureFigure 21. Offset Error vs Output Data Rate and Temperature
2485fa
WUUU
APPLICATIO S I FOR ATIO
0
–500
)
REF
–1000
–1500
–2000
–2500
–FS ERROR (ppm OF V
V
= V
IN(CM)
–3000
VCC = V
REF
= EXT CLOCK
CA0/F
–3500
0
0
20
10
OUTPUT DATA RATE (READINGS/SEC)
TA = 85°C
REF(CM)
= 5V
30
40
50
T
= 25°C
A
70
6080
90
2485 F23
100
Figure 23. –FS Error vs Output Data Rate and TemperatureFigure 24. Resolution (Noise
24
22
TA = 85°C
20
18
16
V
RESOLUTION (BITS)
14
12
10
= V
IN(CM)
VCC = V
V
CA0/F
RES = LOG 2 (V
0
REF(CM)
= 5V
REF
= 0V
IN
= EXT CLOCK
0
REF
30
40
20
10
OUTPUT DATA RATE (READINGS/SEC)
vs Output Data Rate and Temperature
/NOISE
50
= 25°C
T
A
)
RMS
70
6080
LTC2485
100
90
2485 F24
≤ 1LSB)
RMS
22
20
18
T
40
/INL
50
= 25°C
A
)
MAX
6080
MAX
100
90
2485 F25
≤ 1LSB)
70
TA = 85°C
16
14
RESOLUTION (BITS)
V
= V
IN(CM)
VCC = V
12
CA0/F
RES = LOG 2 (V
10
0
REF(CM)
= 5V
REF
= EXT CLOCK
0
REF
30
20
10
OUTPUT DATA RATE (READINGS/SEC)
Figure 25. Resolution (INL
vs Output Data Rate and Temperature
24
22
VCC = 5V, V
20
18
16
V
RESOLUTION (BITS)
14
VIN = 0V
CA0/F
12
T
RES = LOG 2 (V
10
0
REF
= V
IN(CM)
REF(CM)
= EXT CLOCK
0
= 25°C
A
30
20
10
OUTPUT DATA RATE (READINGS/SEC)
Figure 27. Resolution (Noise
= 2.5V
/NOISE
REF
40
V
50
= V
CC
REF
)
RMS
70
6080
= 5V
RMS
100
90
2485 F27
≤ 1LSB)
vs Output Data Rate and Reference Voltage
20
V
= V
IN(CM)
VIN = 0V
CA0/F
)
15
T
REF
10
5
0
OFFSET ERROR (ppm OF V
–5
–10
0
REF(CM)
= EXT CLOCK
0
= 25°C
A
VCC = V
VCC = 5V, V
20
10
OUTPUT DATA RATE (READINGS/SEC)
REF
30
40
= 2.5V
50
= 5V
REF
70
6080
90
2485 F26
100
Figure 26. Offset Error vs Output
Data Rate and Reference Voltage
22
20
18
16
VCC = 5V, V
14
V
RESOLUTION (BITS)
12
10
= V
IN(CM)
VIN = 0V
= EXT CLOCK
CA0/F
0
= 25°C
T
A
RES = LOG 2 (V
0
20
10
OUTPUT DATA RATE (READINGS/SEC)
REF
REF(CM)
30
= 2.5V
REF
40
/INL
VCC = V
MAX
50
Figure 28. Resolution (INL
REF
)
70
6080
≤ 1LSB)
MAX
= 5V
90
2485 F28
100
vs Output Data Rate and Reference Voltage
2485fa
27
LTC2485
WUUU
APPLICATIO S I FOR ATIO
Due to the complex filtering and calibration algorithms
utilized, the converter input bandwidth is not modeled
very accurately by a first order filter with the pole located
at the 3dB frequency. When the internal oscillator is
used, the shape of the LTC2485 input bandwidth is
shown in Figure 29. When an external oscillator of frequency f
is used, the shape of the LTC2485 input
EOSC
bandwidth can be derived from Figure 29, 60Hz mode
curve in which the horizontal axis is scaled by
f
/307200.
EOSC
The conversion noise (600nV
typical for V
RMS
= 5V) can
REF
be modeled by a white noise source connected to a noise
free converter. The noise spectral density is 47nV√Hz for
an infinite bandwidth source and 64nV√Hz for a single
0.5MHz pole source. From these numbers, it is clear that
particular attention must be given to the design of external
amplification circuits. Such circuits face the simultaneous
requirements of very low bandwidth (just a few Hz) in order
to reduce the output referred noise and relatively high
bandwidth (at least 500kHz) necessary to drive the input
switched-capacitor network. A possible solution is a high
gain, low bandwidth amplifier stage followed by a high
bandwidth unity-gain buffer.
When external amplifiers are driving the LTC2485, the
ADC input referred system noise calculation can be
simplified by Figure 30. The noise of an amplifier driving
the LTC2485 input pin can be modeled as a band limited
white noise source. Its bandwidth can be approximated
by the bandwidth of a single pole lowpass filter with a
corner frequency f
. From Figure 30, using fi as the x-axis selector, we
is n
i
. The amplifier noise spectral density
i
can find on the y-axis the noise equivalent bandwidth
freq
of the input driving amplifier. This bandwidth in-
i
cludes the band limiting effects of the ADC internal
calibration and filtering. The noise of the driving amplifier referred to the converter input and including all these
effects can be calculated as N = n
• √freqi. The total
i
system noise (referred to the LTC2485 input) can now be
obtained by summing as square root of sum of squares
the three ADC input referred noise sources: the LTC2485
+
internal noise, the noise of the IN
driving amplifier and
the noise of the IN– driving amplifier.
If the CA0/F
frequency f
calculation if the x-axis is scaled by f
large values of the ratio f
pin is driven by an external oscillator of
0
, Figure 30 can still be used for noise
EOSC
/307200. For
EOSC
/307200, the Figure 30 plot
EOSC
accuracy begins to decrease, but at the same time the
LTC2485 noise floor rises and the noise contribution of the
driving amplifiers lose significance.
Normal Mode Rejection and Antialiasing
One of the advantages delta-sigma ADCs offer over conventional ADCs is on-chip digital filtering. Combined with
a large oversampling ratio, the LTC2485 significantly
simplifies antialiasing filter requirements. Additionally,
the input current cancellation feature of the LTC2485
allows external lowpass filtering without degrading the DC
performance of the device.
The SINC
4
digital filter provides greater than 120dB normal mode rejection at all frequencies except DC and
integer multiples of the modulator sampling frequency
(f
). The LTC2485’s autocalibration circuits further sim-
S
plify the antialiasing requirements by additional normal
mode signal filtering both in the analog and digital domain.
Independent of the operating mode, f
• f
OUTMAX
where fN is the notch frequency and f
= 256 • fN = 2048
S
OUTMAX
is
the maximum output data rate. In the internal oscillator
mode with a 50Hz notch setting, f
50Hz/60Hz rejection, f
setting f
f
EOSC
= 15360Hz. In the external oscillator mode, fS =
S
/20. The performance of the normal mode rejection
= 13960Hz and with a 60Hz notch
S
= 12800Hz, with
S
is shown in Figures 31 and 32.
In 1x speed mode, the regions of low rejection occurring
at integer multiples of f
have a very narrow bandwidth.
S
Magnified details of the normal mode rejection curves are
shown in Figure 33 (rejection near DC) and Figure 34
(rejection at f
= 256fN) where fN represents the notch
S
frequency. These curves have been derived for the external oscillator mode but they can be used in all operating
modes by appropriately selecting the fN value.
28
2485fa
DIFFERENTIAL INPUT SIGNAL FREQUENCY (Hz)
0f
S
INPUT NORMAL MODE REJECTION (dB)
2485 F32
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
–110
–120
2fS3fS4fS5fS6fS7fS8fS9fS10f
S
WUUU
APPLICATIO S I FOR ATIO
LTC2485
0
–1
–2
–3
–4
–5
INPUT SIGNAL ATTENUATION (dB)
–6
0
DIFFERENTIAL INPUT SIGNAL FREQUENCY (Hz)
50Hz MODE60Hz MODE
1
3
2
50Hz AND
60Hz MODE
4
5
2485 F29
100
10
1
INPUT REFERRED NOISE
EQUIVALENT BANDWIDTH (Hz)
0.1
0.1110100 1k10k 100k 1M
INPUT NOISE SOURCE SINGLE POLE
EQUIVALENT BANDWIDTH (Hz)
60Hz MODE
50Hz MODE
2485 F30
Figure 29. Input Signal Using the Internal OscillatorFigure 30. Input Refered Noise Equivalent Bandwidth
of an Input Connected White Noise Source
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
INPUT NORMAL MODE REJECTION (dB)
–110
–120
0f
S2fS3fS4fS5fS6fS7fS8fS9fS
DIFFERENTIAL INPUT SIGNAL FREQUENCY (Hz)
10fS11fS12f
2485 F31
S
Figure 31. Input Normal Mode Rejection,
Internal Oscillator and 50Hz Notch Mode
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
INPUT NORMAL MODE REJECTION (dB)
–110
–120
Figure 33. Input Normal Mode Rejection at DC
0
fN02fN3fN4fN5fN6fN7fN8f
INPUT SIGNAL FREQUENCY (Hz)
fN = f
EOSC/5120
2485 F33
Figure 32. Input Normal Mode Rejection at DC
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
–100
INPUT NORMAL MODE REJECTION (dB)
–110
–120
250f
N
Figure 34. Input Normal Mode Rejection at f
252fN254fN256fN258fN260fN262f
N
INPUT SIGNAL FREQUENCY (Hz)
2485 F34
N
= 256f
s
N
2485fa
29
LTC2485
WUUU
APPLICATIO S I FOR ATIO
The user can expect to achieve this level of performance
using the internal oscillator as it is demonstrated by
Figures 35, 36 and 37. Typical measured values of the
normal mode rejection of the LTC2485 operating with an
internal oscillator and a 60Hz notch setting are shown in
Figure 35 superimposed over the theoretical calculated
curve. Similarly, the measured normal mode rejection of
the LTC2485 for the 50Hz rejection mode and 50Hz/60Hz
rejection mode are shown in Figures 36 and 37.
As a result of these remarkable normal mode specifications, minimal (if any) antialias filtering is required in front
of the LTC2485. If passive RC components are placed in
front of the LTC2485, the input dynamic current should be
considered (see Input Current section). In this case, the
differential input current cancellation feature of the LTC2485
allows external RC networks without significant degradation in DC performance.
Traditional high order delta-sigma modulators, while providing very good linearity and resolution, suffer from
potential instabilities at large input signal levels. The proprietary architecture used for the LTC2485 third order
modulator resolves this problem and guarantees a predictable stable behavior at input signal levels of up to 150% of
full scale. In many industrial applications, it is not uncommon to have to measure microvolt level signals superimposed on volt level perturbations and the LTC2485 is
eminently suited for such tasks. When the perturbation is
differential, the specification of interest is the normal mode
rejection for large input signal levels. With a reference
voltage V
input range of 5V peak-to-peak. Figures 38 and 39 show
measurement results for the LTC2485 normal mode rejection ratio with a 7.5V peak-to-peak (150% of full scale)
input signal superimposed over the more traditional normal mode rejection ratio results obtained with a 5V peakto-peak (full scale) input signal. In Figure 38, the LTC2485
uses the internal oscillator with the notch set at 60Hz and
in Figure 39 it uses the internal oscillator with the notch set
at 50Hz. It is clear that the LTC2485 rejection performance
is maintained with no compromises in this extreme situation. When operating with large input signal levels, the user
must observe that such signals do not violate the device
absolute maximum ratings.
Figure 39. Measured Input Normal Mode Rejection vs
Input Frequency with Input Perturbation of 150% Full
Scale (50Hz Notch)
2485 F39
2485fa
31
LTC2485
WUUU
APPLICATIO S I FOR ATIO
Using the 2x speed mode of the LTC2485, the device
bypasses the digital offset calibration operation to double
the output data rate. The superior normal mode rejection
is maintained as shown in Figures 31 and 32. However, the
magnified details near DC and f
Figures 40 and 41. In 2x speed mode, the bandwidth is
11.4Hz for the 50Hz rejection mode, 13.6Hz for the 60Hz
rejection mode and 12.4Hz for the 50Hz/60Hz rejection
mode. Typical measured values of the normal mode
rejection of the LTC2485 operating with the internal oscillator and 2x speed mode is shown in Figure 42.
When the LTC2485 is configured in 2x speed mode, by
performing a running average, a SINC
with the SINC
rejection identical as that for the 1x speed mode. The
averaging operation still keeps the output rate with the
following algorithm:
Result 1 = average (sample 0, sample 1)
Result 2 = average (sample 1, sample 2)
4
digital filter, yielding the normal mode
= 256fN are different, see
S
1
notch is combined
traces. The tiny LTC2485 can be tucked neatly underneath
an Omega MPJ-K-F thermocouple socket ensuring close
thermal coupling.
The LTC2485’s 1.4mV/°C PTAT circuit measures the cold
junction temperature. Once the thermocouple voltage and
cold junction temperature are known, there are many ways
of calculating the thermocouple temperature including a
straight-line approximation, lookup tables or a polynomial
curve fit. Calibration is performed by applying an accurate
500mV to the ADC input derived from an LT®1236 reference and measuring the local temperature with an accurate thermometer as shown in Figure 44. In calibration
mode, the up and down buttons are used to adjust the local
temperature reading until it matches an accurate thermometer. Both the voltage and temperature calibration
are easily automated.
The complete microcontroller code for this application is
available on the LTC2485 product webpage at:
http://www.linear.com
……
Result n = average (sample n – 1, sample n)
The main advantage of the running average is that it
achieves simultaneous 50Hz/60Hz rejection at twice the
effective output rate, as shown in Figure 43. The raw
output data provides a better than 70dB rejection over
48Hz to 62.4Hz, which covers both 50Hz ±2% and 60Hz
±2%. With running average on, the rejection is better than
87dB for both 50Hz ±2% and 60Hz ±2%.
Complete Thermocouple Measurement System with
Cold Junction Compensation
The LTC2485 is ideal for direct digitization of thermocouples
and other low voltage output sensors. The input has a typical
offset error of 500nV (2.5µV max) offset drift of 10nV/°C
and a noise level of 600nV
Figure 45 (last page of this data sheet) is a complete type
K thermocouple meter. The only signal conditioning is a
simple surge protection network. In any thermocouple
meter, the cold junction temperature sensor must be at the
same temperature as the junction between the thermocouple materials and the copper printed circuit board
RMS
.
It can be used as a template for may different instruments
and it illustrates how to generate calibration coefficients
for the onboard temperature sensor. Extensive comments
detail the operation of the program. The read_LTC2485()
function controls the operation of the LTC2485 and is
listed below for reference.
32
2485fa
WUUU
APPLICATIO S I FOR ATIO
0
LTC2485
0
–20
–40
–60
–80
INPUT NORMAL REJECTION (dB)
–100
–120
0
f
N2fN3fN4fN5fN6fN7fN8fN
INPUT SIGNAL FREQUENCY (fN)
0
–20
–40
–60
–80
NORMAL MODE REJECTION (dB)
–100
MEASURED DATA
CALCULATED DATA
VCC = 5V
V
= 5V
REF
V
= 2.5V
INCM
V
IN(P-P)
T
= 25°C
A
2485 F40
= 5V
–20
–40
–60
–80
INPUT NORMAL REJECTION (dB)
–100
–120
Figure 41. Input Normal Mode Rejection 2x Speed ModeFigure 40. Input Normal Mode Rejection 2x Speed Mode
–70
–80
–90
–100
–110
–120
NORMAL MODE REJECTION (dB)
–130
250248252 254 256 258 260 262 264
INPUT SIGNAL FREQUENCY (fN)
2485 F41
NO AVERAGE
WITH
RUNNING
AVERAGE
–120
2575
0
50
INPUT FREQUENCY (Hz)
125225
100
150
175
200
2485 F42
Frequency, 2x Speed Mode and 50Hz/60Hz Mode
ISOTHERMAL
LT1236
62
IN OUT
5
R7
8k
R8
1k
TYPE K
THERMOCOUPLE
JACK
(OMEGA MPJ-K-F)
NC1M4V0
+
G1
TRIM
GND
4
Figure 44. Calibration Setup
R2
2k
26.3C
–140
48
5052
DIFFERENTIAL INPUT SIGNAL FREQUENCY (Hz)
566062
5458
2485 F43
Figure 43. Input Normal Mode Rejection 2x Speed ModeFigure 42. Input Normal Mode Rejection vs Input
5V
C8
1µF
1
2
CA0/F
83
SCL
SDA
CA1
6
7
9
10
0
2485 F44
+
V
REF
LTC2485
–
REF
CC
GND
4
+
IN
–
IN
5
1.7k
C7
0.1µF
1.7k
2485fa
33
LTC2485
WUUU
APPLICATIO S I FOR ATIO
/*
LTC248X.h
Processor setup and
Lots of useful defines for configuring the LTC2481, LTC2483, and LTC2485.
*/
#use I2C(master, sda=PIN_C5, scl=PIN_C3, SLOW)// Set up i2c port
#include “PCM73A.h” // Various defines
#include “lcd.c” // LCD driver functions
#define READ 0x01 // bitwise OR with address for read or write
#define WRITE 0x00
#define LTC248XADDR 0b01001000 // The one and only LTC248X in this circuit,
// with both address lines floating.
// Useful defines for the LTC2481 and LTC2485 - OR them together to make the
// 8 bit config word.
// These do NOT apply to the LTC2483.
// Select gain - 1 to 256 (also depends on speed setting)
// Does NOT apply to LTC2485.
#define GAIN1 0b00000000 // G = 1 (SPD = 0), G = 1 (SPD = 1)
#define GAIN2 0b00100000 // G = 4 (SPD = 0), G = 2 (SPD = 1)
#define GAIN3 0b01000000 // G = 8 (SPD = 0), G = 4 (SPD = 1)
#define GAIN4 0b01100000 // G = 16 (SPD = 0), G = 8 (SPD = 1)
#define GAIN5 0b10000000 // G = 32 (SPD = 0), G = 16 (SPD = 1)
#define GAIN6 0b10100000 // G = 64 (SPD = 0), G = 32 (SPD = 1)
#define GAIN7 0b11000000 // G = 128 (SPD = 0), G = 64 (SPD = 1)
#define GAIN8 0b11100000 // G = 256 (SPD = 0), G = 128 (SPD = 1)
// Select rejection frequency - 50, 55, or 60Hz
#define R50 0b00000010
#define R55 0b00000000
#define R60 0b00000100
// Select speed mode
#define SLOW 0b00000000 // slow output rate with autozero
#define FAST 0b00000001 // fast output rate with no autozero
34
2485fa
LTC2485
WUUU
APPLICATIO S I FOR ATIO
/*
LTC2485.c
Basic voltmeter test program for LTC2485
Reads LTC2485, converts result to volts,
and prints voltage to a 2 line by 16 character LCD display.
Mark Thoren
Linear Technonlgy Corporation
June 23, 2005
Written for CCS PCM compiler, Version 3.182
*/
#include “LTC248X.h”
/*** read_LTC2485() ************************************************************
This is the funciton that actually does all the work of talking to the LTC2485.
Arguments: addr - device address
config - configuration bits for next conversion
Returns: zero if conversion is in progress,
32 bit signed integer LTC2485 output word.
the i2c_xxxx() functions do the following:
void i2c_start(void): generate an i2c start or repeat start condition
void i2c_stop(void): generate an i2c stop condition
char i2c_read(boolean): return 8 bit i2c data while generating an ack or nack
boolean i2c_write(): send 8 bit i2c data and return ack or nack from slave device
These functions are very compiler specific, and can use either a hardware i2c
port or software emulation of an i2c port. This example uses software emulation.
A good starting point when porting to other processors is to write your own
i2c functions. Note that each processor has its own way of configuring
the i2c port, and different compilers may or may not have built-in functions
for the i2c port.
When in doubt, you can always write a “bit bang” function for troubleshooting
purposes.
The “fourbytes” structure allows byte access to the 32 bit return value:
struct fourbytes // Define structure of four consecutive bytes
{ // To allow byte access to a 32 bit int or float.
int8 te0; //
int8 te1; // The make32() function in this compiler will
int8 te2; // also work, but a union of 4 bytes and a 32 bit int
int8 te3; // is probably more portable.
};
2485fa
35
LTC2485
WUUU
APPLICATIO S I FOR ATIO
*******************************************************************************/
signed int32 read_LTC2485(char addr, char config)
{
struct fourbytes // Define structure of four consecutive bytes
{ // To allow byte access to a 32 bit int or float.
int8 te0; //
int8 te1; // The make32() function in this compiler will
int8 te2; // also work, but a union of 4 bytes and a 32 bit int
int8 te3; // is probably more portable.
};
lcd_init(); // Initialize LCD
delay_ms(6);
printf(lcd_putc, “Hello!”); // Obligatory hello message
delay_ms(500); // for half a second
} // End of initialize()
void main()
{
signed int32 x, y; // Integer result from LTC2481
float voltage; // Variable for floating point math
int16 timeout;
initialize(); // Hardware initialization
while(1)
{
delay_ms(1); // Pace the main loop to something more than 1 ms
// This is a basic error detection scheme. The LTC2485 will never take more than
// 163.5ms, 149.9ms, or 136.5ms to complete a conversion in the 50Hz, 55Hz, and 60Hz
// rejection modes, respectively.
// If read_LTC2485() does not return non-zero within this time period, something
// is wrong, such as an incorrect i2c address or bus conflict.
if((x = read_LTC2485(LTC248XADDR, VIN | R50 | SLOW)) != 0)
{
// No timeout, everything is okay
timeout = 0; // reset timer
x ^= 0x80000000; // Invert MSB, result is 2’s complement
voltage = (float) x; // convert to float
voltage = voltage * 5.0 / 2147483648.0;// Multiply by Vref, divide by 2^31
lcd_putc(‘\f’); // Clear screen
lcd_gotoxy(1,1); // Goto home position
printf(lcd_putc, “%01.6f”, voltage); // Display voltage
}
else
{
++timeout;
}
if(timeout > 200)
{
timeout = 200; // Prevent rollover
lcd_gotoxy(1,1);
printf(lcd_putc, “ERROR - TIMEOUT”);
delay_ms(500);
}
} // End of main loop
} // End of main()
2485fa
37
LTC2485
PACKAGE DESCRIPTIO
U
DD Package
10-Lead Plastic DFN (3mm × 3mm)
(Reference LTC DWG # 05-08-1698)
0.675 ±0.05
3.50 ±0.05
1.65 ±0.05
(2 SIDES)2.15 ±0.05
PACKAGE
OUTLINE
0.25 ± 0.05
2.38 ±0.05
RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
PIN 1
TOP MARK
(SEE NOTE 6)
0.200 REF
NOTE:
1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-2).
CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE
TOP AND BOTTOM OF PACKAGE
0.50
BSC
(2 SIDES)
3.00 ±0.10
(4 SIDES)
0.75 ±0.05
1.65 ± 0.10
(2 SIDES)
0.00 – 0.05
R = 0.115
TYP
2.38 ±0.10
(2 SIDES)
BOTTOM VIEW—EXPOSED PAD
106
15
0.25 ± 0.05
0.50 BSC
0.38 ± 0.10
(DD10) DFN 1103
38
2485fa
TYPICAL APPLICATIO
ISOTHERMAL
R2
2k
TYPE K
THERMOCOUPLE
JACK
(OMEGA MPJ-K-F)
5V
1
3
R6
5k
CONTRAST
2
U
5V
3
2
REF
GNDCA1
5V
V
CC
LTC2485
V
REF
389
D1 D2 D3
4
+
IN
–
IN
5
2 × 16 CHARACTER
LCD DISPLAY
(OPTREX DMC162488
OR SIMILAR)
GND D0
CC
–
SDA
CAO/F
RW
C8
1µF
6
SCL
7
10
O
D7
D6
D5
D4
EN
RS
CALIBRATE
LTC2485
C7
0.1µF
1.7k
1.7k
5V
R5
R4
R3
2
1
10k
10k
10k
PIC16F73
18
RC7
17
RC6
16
RC5
15
RC4
14
RC3
13
RC2
12
RC1
11
RC0
28
RB7
27
RB6
26
RB5
25
RB4
24
RB3
23
RB2
22
RB1
21
RB0
7
RA5
6
RA4
5
RA3
4
RA2
3
RA1
2
RA0
V
OSC1
OSC2
MCLR
V
V
2485 F45
20
DD
9
10
10k
1
9
SS
19
SS
Y1
6MHz
R1
C6
0.1µF
BAT54
5V
D1
5V
DOWNUP
Figure 45. Complete Type K Thermocouple Meter
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
2485fa
39
LTC2485
RELATED PARTS
PART NUMBERDESCRIPTIONCOMMENTS
LT1236A-5Precision Bandgap Reference, 5V0.05% Max Initial Accuracy, 5ppm/°C Drift
LT1460Micropower Series Reference0.075% Max Initial Accuracy, 10ppm/°C Max Drift
LT1790Micropower SOT-23 Low Dropout Reference Family0.05% Max Initial Accuracy, 10ppm/°C Max Drift
LTC240024-Bit, No Latency ∆Σ ADC in SO-80.3ppm Noise, 4ppm INL, 10ppm Total Unadjusted Error, 200µA
LTC241024-Bit, No Latency ∆Σ ADC with Differential Inputs0.8µV
LTC2411/LTC2411-1 24-Bit, No Latency ∆Σ ADCs with Differential Inputs in MSOP1.45µV
LTC241324-Bit, No Latency ∆Σ ADC with Differential InputsSimultaneous 50Hz/60Hz Rejection, 800nV
LTC2415/24-Bit, No Latency ∆Σ ADCs with 15Hz Output RatePin Compatible with the LTC2410
LTC2415-1
LTC2414/LTC24188-/16-Channel 24-Bit, No Latency ∆Σ ADCs0.2ppm Noise, 2ppm INL, 3ppm Total Unadjusted Errors 200µA
LTC2440High Speed, Low Noise 24-Bit ∆Σ ADC3.5kHz Output Rate, 200nV Noise, 24.6 ENOBs
LTC248016-Bit ∆Σ ADC with Easy Drive Inputs, 600nV Noise,Pin Compatible with LTC2482/LTC2484
LTC248116-Bit ∆Σ ADC with Easy Drive Inputs, 600nV Noise,Pin Compatible with LTC2483/LTC2485
LTC248216-Bit ∆Σ ADC with Easy Drive InputsPin Compatible with LTC2480/LTC2484
LTC248316-Bit ∆Σ ADC with Easy Drive Inputs, and I2C InterfacePin Compatible with LTC2481/LTC2485
LTC248424-Bit ∆Σ ADC with Easy Drive InputsPin Compatible with LTC2480/LTC2482
Programmable Gain, and Temperature Sensor
2
I
C Interface, Programmable Gain, and Temperature Sensor