The LTC®2421/LTC2422 are 1- and 2-channel 2.7V to 5.5V
micropower 20-bit analog-to-digital converters with an
integrated oscillator, 8ppm INL and 1.2ppm RMS noise.
These ultrasmall devices use delta-sigma technology and
a new digital filter architecture that settles in a single cycle.
This eliminates the latency found in conventional ∆Σ
converters and simplifies multiplexed applications.
Through a single pin, the LTC2421/LTC2422 can be
configured for better than 110dB rejection at 50Hz or
60Hz ±2%, or can be driven by an external oscillator for
a user defined rejection frequency in the range 1Hz to
120Hz. The internal oscillator requires no external frequency setting components.
These converters accept an external reference voltage
from 0.1V to VCC. With an extended input conversion
range of –12.5% V
ZS
), the LTC2421/LTC2422 smoothly resolve the off-
SET
to 112.5% V
REF
REF
(V
REF
= FS
SET
–
set and overrange problems of preceding sensors or
signal conditioning circuits.
The LTC2421/LTC2422 communicate through a 2- or
3-wire digital interface that is compatible with SPI and
MICROWIRETM protocols.
, LTC and LT are registered trademarks of Linear Technology Corporation.
No Latency ∆Σ is a trademark of Linear Technology Corporation.
MICROWIRE is a trademark of National Semiconductor Corporation.
Internal SCK Duty Cycle(Note 10)4555%
External SCK Frequency Range(Note 9)●2000kHz
External SCK Low Period(Note 9)●250ns
External SCK High Period(Note 9)●250ns
Internal SCK 24-Bit Data Output TimeInternal Oscillator (Notes 10, 12)●1.231.251.28ms
External SCK 24-Bit Data Output Time(Note 9)●24/f
CS ↓ to SDO Low Z●0150ns
CS ↑ to SDO High Z●0150ns
CS ↓ to SCK ↓(Note 10)●0150ns
CS ↓ to SCK ↑(Note 9)●50ns
SCK ↓ to SDO Valid●200ns
SDO Hold After SCK ↓(Note 5)●15ns
SCK Set-Up Before CS ↓●50ns
SCK Hold After CS ↓●50ns
The ● denotes specifications which apply over the full operating temperature
= V
F
O
CC
External Oscillator (Note 11)
External Oscillator (Notes 10, 11)f
External Oscillator (Notes 10, 11)
●157.03160.23163.44ms
●20510/f
●192/f
(in kHz)ms
EOSC
/8kHz
EOSC
(in kHz)ms
EOSC
(in kHz)ms
ESCK
Note 1: Absolute Maximum Ratings are those values beyond which the
life of the device may be impaired.
Note 2: All voltage values are with respect to GND.
Note 3: V
= 2.7 to 5.5V unless otherwise specified. Input source
CC
resistance = 0Ω.Note 4: Internal Conversion Clock source with the F
to GND or to V
f
= 153600Hz unless otherwise specified.
EOSC
or to external conversion clock source with
CC
pin tied
O
Note 5: Guaranteed by design, not subject to test.
Note 6: Integral nonlinearity is defined as the deviation of a code from
a straight line passing through the actual endpoints of the transfer
curve. The deviation is measured from the center of the quantization
band.
Note 7: FO = 0V (internal oscillator) or f
= 153600Hz ±2%
EOSC
(external oscillator).
Note 8: F
= VCC (internal oscillator) or f
O
= 128000Hz ±2%
EOSC
(external oscillator).
Note 9: The converter is in external SCK mode of operation such that
the SCK pin is used as digital input. The frequency of the clock signal
driving SCK during the data output is f
and is expressed in kHz.
ESCK
Note 10: The converter is in internal SCK mode of operation such that
the SCK pin is used as digital output. In this mode of operation, the
SCK pin has a total equivalent load capacitance C
LOAD
= 20pF.
Note 11: The external oscillator is connected to the FO pin. The external
oscillator frequency, f
, is expressed in kHz.
EOSC
Note 12: The converter uses the internal oscillator.
= 0V or FO = VCC.
F
O
Note 13: The output noise includes the contribution of the internal
calibration operations.
= FS
Note 14: V
REF
SET
– ZS
to –0.3V and the maximum to V
Note 15: VCC (DC) = 4.1V, VCC (AC) = 2.8V
. The minimum input voltage is limited
SET
+ 0.3V.
CC
.
P-P
24212f
4
UW
TYPICAL PERFOR A CE CHARACTERISTICS
Total Unadjusted Error (3V Supply)INL (3V Supply)
10
VCC = 3V
8
= 2.5V
V
REF
6
4
2
0
–2
ERROR (ppm)
–10
–4
–6
–8
0
TA = –55°C, –45°C, 25°C, 90°C
0.5
INPUT VOLTAGE (V)
1.0
1.5
Positive Extended Input Range
Total Unadjusted Error (3V Supply)
VCC = 3V
8
= 2.5V
V
REF
6
4
2
0
–2
ERROR (ppm)
–4
–6
–8
–10
TA = –55°C, –45°C, 25°C, 90°C
2.50
2.55
2.60
INPUT VOLTAGE (V)
2.652.70
2.0
24212 G01
2.75102.80
24212 G04
2.5
10
VCC = 3V
8
= 2.5V
V
REF
6
4
2
0
–2
ERROR (ppm)
–4
–6
–8
–10
0
TA = –55°C, –45°C, 25°C, 90°C
0.5
INPUT VOLTAGE (V)
1.0
1.5
2.0
Total Unadjusted Error (5V Supply)INL (5V Supply)
10
VCC = 5V
8
V
= 5V
REF
6
4
2
0
–2
ERROR (ppm)
–4
–6
–8
–10
TA = –55°C, –45°C, 25°C, 90°C
1
0
2
INPUT VOLTAGE (V)
3
4
24212 G02
24212 G05
2.5
5
LTC2421/LTC2422
Negative Extended Input Range
Total Unadjusted Error (3V Supply)
VCC = 3V
8
V
REF
6
4
2
0
–2
ERROR (ppm)
–4
–6
–8
–10
0
10
VCC = 5V
8
V
REF
6
4
2
0
–2
ERROR (ppm)
–4
–6
–8
–10
0
= 2.5V
–0.05
= 5V
TA = –55°C, –45°C, 25°C, 90°C
1
TA = 90°C
–0.15 –0.20
–0.10
INPUT VOLTAGE (V)
3
2
INPUT VOLTAGE (V)
TA = 25°C
TA = –45°C
TA = –55°C
–0.2510–0.30
4
24212 G03
5
24212 G06
Negative Extended Input Range
Total Unadjusted Error (5V Supply)
VCC = 5V
8
V
REF
6
4
2
0
–2
ERROR (ppm)
–4
–6
–8
–10
0
= 5V
–0.05
–0.10
INPUT VOLTAGE (V)
TA = 25°C
TA = 90°C
TA = –45°C
–0.15 –0.20
TA = –55°C
–0.2510–0.30
24212 G07
Positive Extended Input Range
Total Unadjusted Error (5V Supply)
VCC = 5V
8
= 5V
V
REF
6
4
2
0
–2
ERROR (ppm)
–4
–6
–10
–8
5.00
5.05
TA = 25°CTA = 90°C
5.155.20
5.10
INPUT VOLTAGE (V)
TA = –55°C
TA = –45°C
5.25105.30
24212 G08
Offset Error vs Reference Voltage
150
120
90
60
OFFSET ERROR (ppm)
30
0
1
0
REFERENCE VOLTAGE (V)
3
2
VCC = 5V
= 25°C
T
A
4
24212 G09
5
24212f
5
LTC2421/LTC2422
UW
TYPICAL PERFOR A CE CHARACTERISTICS
RMS Noise vs Reference VoltageOffset Error vs V
60
50
)
REF
40
30
20
RMS NOISE (ppm OF V
10
0
0
1234
REFERENCE VOLTAGE (V)
VCC = 5V
= 25°C
T
A
24212 G10
5
10
V
= 2.5V
REF
T
= 25°C
A
5
0
OFFSET ERROR (ppm)
–5
–10
2.7
3.23.74.24.7
CC
V
(V)
CC
5.2 5.5
24212 G11
RMS Noise vs V
10.0
V
= 2.5V
REF
T
= 25°C
A
7.5
5.0
RMS NOISE (ppm)
2.5
0
2.7
3.23.74.24.7
CC
VCC (V)
Noise HistogramRMS Noise vs Code OutOffset Error vs Temperature
350
VCC = 5
= 5
V
REF
300
= 0
V
IN
250
200
150
100
NUMBER OF READINGS
50
5.00
VCC = 5V
= 5V
V
REF
V
= 0.3V TO 5.3V
IN
= 25°C
T
A
3.75
2.50
RMS NOISE (ppm)
1.25
10
VCC = 5V
= 5V
V
REF
= 0V
V
IN
5
0
OFFSET ERROR (ppm)
–5
5.2 5.5
24212 G12
0
–20
26
OUTPUT CODE (ppm)
Full-Scale Error vs Temperature
10
VCC = 5V
= 5V
V
REF
= 5V
V
IN
5
0
–5
FULL-SCALE ERROR (ppm)
–10
–55
–30 –52045
TEMPERATURE (°C)
4
24212 G13
7095120
24212 G16
0
07FFFFFFFFF
CODE OUT (HEX)
24212 G14
–10
–55
–30 –52045
TEMPERATURE (°C)
Full-Scale Error
vs Reference VoltageFull-Scale Error vs V
0
–25
–50
–75
–100
FULL-SCALE ERROR (ppm)
–125
–150
0
1234
REFERENCE VOLTAGE (V)
VCC = 5V
= V
V
IN
24212 G17
REF
5
10
V
= 2.5V
REF
= 2.5V
V
IN
= 25°C
T
A
5
0
–5
FULL-SCALE ERROR (ppm)
–10
2.7
3.23.74.24.7
7095120
24212 G15
CC
5.2 5.5
VCC (V)
24212 G18
24212f
6
UW
FREQUENCY AT VIN (Hz)
1
–120
REJECTION (dB)
–100
–80
–60
–40
–20
0
50100150200
24212 G24
250
VCC = 5V
V
REF
= 5V
V
IN
= 2.5V
F
O
= 0
INPUT FREQUENCY
0
–60
–40
0
24212 G27
–80
–100
fS/2f
S
–120
–140
–20
REJECTION (dB)
TYPICAL PERFOR A CE CHARACTERISTICS
Conversion Current
vs Temperature
230
220
210
200
190
180
SUPPLY CURRENT (µA)
170
160
150
–30–545
–55
VCC = 5.5V
VCC = 4.1V
VCC = 2.7V
20
TEMPERATURE (°C)
7095120
24212 G19
Sleep Current vs Temperature
30
20
10
SUPPLY CURRENT (µA)
0
–30 –52045
–55
VCC = 2.7V
VCC = 5V
TEMPERATURE (°C)
7095120
24212 G20
LTC2421/LTC2422
Rejection vs Frequency at V
0
VCC = 4.1V
= 0V
V
IN
–20
= 25°C
T
A
= 0
F
O
–40
–60
REJECTION (dB)
–80
–100
–120
1
10010k1M
FREQUENCY AT VCC (Hz)
CC
24212 G23
Rejection vs Frequency at V
–20
VCC = 4.1V
V
= 0V
IN
= 25°C
T
A
–40
F
= 0
O
–60
–80
REJECTION (dB)
–100
–120
50
1
FREQUENCY AT VCC (Hz)
100
150
Rejection vs Frequency at V
–60
–70
–80
–90
–100
–110
REJECTION (dB)
–120
–130
–140
–12–8–404812
INPUT FREQUENCY DEVIATION FROM NOTCH FREQUENCY (%)
200
CC
250
24212 G21
IN
24212 G25
Rejection vs Frequency at V
0
VCC = 4.1V
= 0V
V
IN
–20
= 25°C
T
A
= 0
F
O
–40
–60
REJECTION (dB)
–80
–100
–120
15200
15300 15350 15400
15250
FREQUENCY AT VCC (Hz)
Rejection vs Frequency at V
0
VCC = 5V
= 5V
V
REF
–20
= 2.5V
V
IN
= 0
F
O
–40
–60
REJECTION (dB)
–80
–100
–120
SAMPLE RATE = 15.36kHz ±2%
15100
15200153001540015500
FREQUENCY AT VIN (Hz)
CC
15450 15500
24212 G22
IN
24212 G26
Rejection vs Frequency at V
Rejection vs Frequency at V
IN
IN
24212f
7
LTC2421/LTC2422
UW
TYPICAL PERFOR A CE CHARACTERISTICS
INL vs Output Rate
20
VCC = 5V
= 5V
V
REF
= EXTERNAL
F
O
18
16
14
TUE RESOLUTION (BITS)
12
10
0
10
TA = –45°C
30
20
OUTPUT RATE (Hz)
TA = 25°C
40
50 60 70 80 90
TA = 90°C
100
24212 G28
INL vs Output Rate
20
VCC = 3V
= 2.5V
V
REF
= EXTERNAL
F
O
18
16
TA = –45°C
14
TA = 25°C
TUE RESOLUTION (BITS)
12
10
102030
0
OUTPUT RATE (Hz)
40
UUU
PIN FUNCTIONS
VCC (Pin 1): Positive Supply Voltage. Bypass to GND
(Pin␣ 6) with a 10µF tantalum capacitor in parallel with
0.1µF ceramic capacitor as close to the part as possible.
Resolution vs Output Rate
24
22
20
TA = 90°C
50 60 70 80 90
24212 G29
100
VCC = 5V
18
V
= 5V
REF
EFFECTIVE RESOLUTION (BITS)
= EXTERNAL
f
O
STANDARD DEVIATION
OF 100 SAMPLES
16
0 7.5
25
50
OUTPUT RATE (Hz)
TA = 25°C
= 90°C
T
A
T
= –45°C
A
75
100
24212 G30
be connected directly to a ground plane through a minimum length trace or it should be the single-point-ground
in a single-point grounding system.
FS
(Pin 2): Full-Scale Set Input. This pin defines the
SET
full-scale input value. When VIN = FS
, the ADC outputs
SET
full scale (FFFFFH). The total reference voltage is
FS
SET
– ZS
SET
.
CH0, CH1 (Pins 4, 3): Analog Input Channels. The input
voltage range is –0.125 • V
V
> 2.5V, the input voltage range may be limited by the
REF
to 1.125 • V
REF
REF
. For
absolute maximum rating of – 0.3V to VCC + 0.3V. Conversions are performed alternately between CH0
and CH1 for the LTC2422. Pin 4 is a No Connect (NC) on
the LTC2421.
ZS
(Pin 5): Zero-Scale Set Input. This pin defines the
SET
zero-scale input value. When VIN = ZS
, the ADC
SET
outputs zero scale (00000H).
GND (Pin 6): Ground. Shared pin for analog ground,
digital ground, reference ground and signal ground. Should
CS (Pin 7): Active LOW Digital Input. A LOW on this pin
enables the SDO digital output and wakes up the ADC.
Following each conversion, the ADC automatically enters
the Sleep mode and remains in this low power state as
long as CS is HIGH. A LOW on CS wakes up the ADC. A
LOW-to-HIGH transition on this pin disables the SDO
digital output. A LOW-to-HIGH transition on CS during the
Data Output transfer aborts the data transfer and starts a
new conversion.
SDO (Pin 8): Three-State Digital Output. During the data
output period, this pin is used for serial data output. When
the chip select CS is HIGH (CS = VCC), the SDO pin is in a
high impedance state. During the Conversion and Sleep
periods, this pin can be used as a conversion status output. The conversion status can be observed by pulling CS
LOW.
8
24212f
LTC2421/LTC2422
3.4k
SDO
24212 TC02
Hi-Z TO V
OL
VOH TO V
OL
VOL TO Hi-Z
C
LOAD
= 20pF
V
CC
U
UU
PIN FUNCTIONS
SCK (Pin 9): Bidirectional Digital Clock Pin. In the Internal
Serial Clock Operation mode, SCK is used as digital output
for the internal serial interface clock during the data output
period. In the External Serial Clock Operation mode, SCK
is used as digital input for the external serial interface. An
internal pull-up current source is automatically activated
in Internal Serial Clock Operation mode. The Serial Clock
mode is determined by the level applied to SCK at power
up and the falling edge of CS.
UU
W
FUNCTIONAL BLOCK DIAGRA
V
CC
GND
FO (Pin 10): Frequency Control Pin. Digital input that
controls the ADC’s notch frequencies and conversion
time. When the FO pin is connected to VCC (FO = VCC), the
converter uses its internal oscillator and the digital filter’s
first null is located at 50Hz. When the FO pin is connected
to GND (FO = 0V), the converter uses its internal oscillator
and the digital filter’s first null is located at 60Hz. When F
is driven by an external clock signal with a frequency f
EOSC
O
,
the converter uses this signal as its clock and the digital
filter first null is located at a frequency f
OSCILLATOR
AUTOCALIBRATION
AND CONTROL
EOSC
INTERNAL
/2560.
(INT/EXT)
F
O
V
IN
V
REF
TEST CIRCUITS
SDO
DAC
3.4k
Hi-Z TO V
OH
VOL TO V
OH
VOH TO Hi-Z
C
LOAD
∫∫∫
= 20pF
24212 TC01
∑
ADC
DECIMATING FIR
SERIAL
INTERFACE
SDO
SCK
CS
24212 FD
24212f
9
LTC2421/LTC2422
CONVERT
SLEEP
DATA OUTPUT
24212 F02
0
1
CS AND
SCK
WUUU
APPLICATIO S I FOR ATIO
The LTC2421/LTC2422 are pin compatible with the
LTC2401/LTC2402. The devices are designed to allow the
user to incorporate either device in the same design with
no modifications. While the LTC2421/LTC2422 output word
length is 24 bits (as opposed to the 32-bit output of the
LTC2401/LTC2402), its output clock timing can be identical to the LTC2401/LTC2402. As shown in Figure 1, the
LTC2421/LTC2422 data output is concluded on the falling
edge of the 24th serial clock (SCK). In order to maintain
drop-in compatibility with the LTC2401/LTC2402, it is
possible to clock the LTC2421/LTC2422 with an additional
8 serial clock pulses. This results in 8 additional output bits
which are always logic HIGH.
Converter Operation Cycle
The LTC2421/LTC2422 are low power, delta-sigma analog-to-digital converters with an easy to use 3-wire serial
interface. Their operation is simple and made up of three
states. The converter operating cycle begins with the conversion, followed by the sleep state and concluded with the
data output (see Figure 2). The 3-wire interface consists of
serial data output (SDO), a serial clock (SCK) and a chip
select (CS).
Once CS is pulled LOW and SCK rising edge is applied, the
device begins outputting the conversion result. There is no
latency in the conversion result. The data output corresponds to the conversion just performed. This result is
shifted out on the serial data out pin (SDO) under the
control of the serial clock (SCK). Data is updated on the
falling edge of SCK allowing the user to reliably latch data
on the rising edge of SCK, see Figure 4. The data output
state is concluded once 24 bits are read out of the ADC or
when CS is brought HIGH. The device automatically
initiates a new conversion and the cycle repeats.
Through timing control of the CS and SCK pins, the
LTC2421/LTC2422 offer several flexible modes of operation (internal or external SCK and free-running conversion modes). These various modes do not require
program
ming configuration registers; moreover, they do
not disturb the cyclic operation described above. These
modes of operation are described in detail in the Serial
Interface Timing Modes section.
Initially, the LTC2421/LTC2422 perform a conversion. Once
the conversion is complete, the device enters the sleep
state. While in this sleep state, power consumption is reduced by an order of magnitude if CS is HIGH. The part
remains in the sleep state as long as CS is logic HIGH. The
conversion result is held indefinitely in a static shift register while the converter is in the sleep state.
CS
SCK
EOC = 0
SDO
EOC = 1
CONVERSIONSLEEP
Figure 1. LTC2421/LTC2422 Compatible Timing with the LTC2401/LTC2402
Figure 2. LTC2421/LTC2422 State Transition Diagram
8888 (OPTIONAL)
DATA OUT
4 STATUS BITS 20 DATA BITS
DATA OUTPUT
EOC = 1
LAST 8 BITS ALWAYS 1
CONVERSION
24212 F01
24212f
10
WUUU
APPLICATIO S I FOR ATIO
LTC2421/LTC2422
Conversion Clock
A major advantage delta-sigma converters offer over conventional type converters is an on-chip digital filter (commonly known as Sinc or Comb filter). For high resolution,
low frequency applications, this filter is typically designed
to reject line frequencies of 50Hz or 60Hz plus their harmonics. In order to reject these frequencies in excess of
110dB, a highly accurate conversion clock is required. The
LTC2421/LTC2422 incorporate an on-chip highly accurate oscillator. This eliminates the need for external frequency setting components such as crystals or oscillators. Clocked by the on-chip oscillator, the LTC2421/
LTC2422 reject line frequencies (50Hz or 60Hz ±2%) a
minimum of 110dB.
Ease of Use
The LTC2421/LTC2422 data output has no latency, filter
settling or redundant data associated with the conversion cycle. There is a one-to-one correspondence between the conversion and the output data. Therefore,
multiplexing an analog input voltage is easy.
The LTC2421/LTC2422 perform offset and full-scale calibrations every conversion cycle. This calibration is transparent to the user and has no effect on the cyclic operation
described above. The advantage of continuous calibration
is extreme stability of offset and full-scale readings with
respect to time, supply voltage change and temperature
drift.
Power-Up Sequence
above. The first conversion result following POR is accurate within the specifications of the device.
Reference Voltage Range
The LTC2421/LTC2422 can accept a reference voltage
= FS
SET
– ZS
)
from 0V to VCC. The converter output
SET
(V
REF
noise is determined by the thermal noise of the front-end
circuits, and as such, its value in microvolts is nearly constant with reference voltage. A decrease in reference voltage will not significantly improve the converter’s effective
resolution. On the other hand, a reduced reference voltage
will improve the overall converter INL performance. The
recommended range for the LTC2421/LTC2422 voltage
reference is 100mV to VCC.
Input Voltage Range
The converter is able to accommodate system level offset
and gain errors as well as system level overrange situations due to its extended input range, see Figure 3. The
LTC2421/LTC2422 convert input signals within the extended input range of –0.125 • V
(V
= FS
REF
For large values of V
SET
– ZS
SET
REF
).
(V
= FS
REF
to 1.125 • V
REF
– ZS
SET
SET
),
REF
this range
is limited by the absolute maximum voltage range of
–0.3V to (VCC + 0.3V). Beyond this range, the input ESD
protection devices begin to turn on and the errors due to
the input leakage current increase rapidly.
Input signals applied to VIN may extend below ground by
–300mV and above VCC by 300mV. In order to limit any
The LTC2421/LTC2422 automatically enter an internal reset
state when the power supply voltage VCC drops below
approximately 2.2V. This feature guarantees the integrity
of the conversion result and of the serial interface mode
selection which is performed at the initial power-up. (See
the 2-wire I/O sections in the Serial Interface Timing Modes
section.)
When the VCC voltage rises above this critical threshold,
the converter creates an internal power-on-reset (POR)
signal with duration of approximately 0.5ms. The POR
signal clears all internal registers. Following the POR signal, the LTC2421/LTC2422 start a normal conversion cycle
and follows the normal succession of states described
FS
ZS
VCC + 0.3V
+ 0.12V
SET
– 0.12V
SET
REF
FS
SET
NORMAL
INPUT
RANGE
ZS
SET
REF
–0.3V
Figure 3. LTC2421/LTC2422 Input Range
= FS
(V
REF
SET
– ZS
EXTENDED
INPUT
RANGE
)
SET
ABSOLUTE
MAXIMUM
INPUT
RANGE
24212 F03
24212f
11
LTC2421/LTC2422
WUUU
APPLICATIO S I FOR ATIO
fault current, a resistor of up to 5k may be added in series
with the VIN pin without affecting the performance of the
device. In the physical layout, it is important to maintain
the parasitic capacitance of the connection between this
series resistance and the VIN pin as low as possible; therefore, the resistor should be located as close as practical to
the VIN pin. The effect of the series resistance on the converter accuracy can be evaluated from the curves presented in the Analog Input/Reference Current section. In
addition, a series resistor will introduce a temperature dependent offset error due to the input leakage current. A
1nA input leakage current will develop a 1ppm offset error
on a 5k resistor if V
= 5V. This error has a very strong
REF
temperature dependency.
Output Data Format
The LTC2421/LTC2422 serial output data stream is 24 bits
long. The first 4 bits represent status information indicating the sign, selected channel, input range and conversion
state. The next 20 bits are the conversion result, MSB first.
Bit 23 (first output bit) is the end of conversion (EOC)
indicator. This bit is available at the SDO pin during the
conversion and sleep states whenever the CS pin is LOW.
This bit is HIGH during the conversion and goes LOW
when the conversion is complete.
Bit 22 (second output bit) for the LTC2422, this bit is LOW
if the last conversion was performed on CH0 and HIGH for
CH1. This bit is always LOW for the LTC2421.
Bit 21 (third output bit) is the conversion result sign indicator (SIG). If VIN is >0, this bit is HIGH. If VIN is <0, this
bit is LOW. The sign bit changes state during the zero code.
Bit 20 (fourth output bit) is the extended input range (EXR)
indicator. If the input is within the normal input range
0␣ ≤␣VIN ≤ V
normal input range, VIN > V
, this bit is LOW. If the input is outside the
REF
or VIN < 0, this bit is HIGH.
REF
The function of these bits is summarized in Table 1.
Table 1. LTC2421/LTC2422 Status Bits
Input RangeEOCCH0/CH1SIGEXR
VIN > V
REF
0 < VIN ≤ V
VIN = 0+/0
VIN < 00*0/101
*Bit 22 displays the channel number for the LTC2422. Bit 22 is always
0 for the LTC2421
REF
–
Bit 23Bit 22Bit 21Bit 20
0*0/111
0*0/110
0*0/11/00
Bit 19 (fifth output bit) is the most significant bit (MSB).
Bits 19-0 are the 20-bit conversion result MSB first.
Bit 0 is the least significant bit (LSB).
Data is shifted out of the SDO pin under control of the serial
clock (SCK), see Figure 4. Whenever CS is HIGH, SDO
remains high impedance and any SCK clock pulses are
ignored by the internal data out shift register.
In order to shift the conversion result out of the device, CS
must first be driven LOW. EOC is seen at the SDO pin of the
device once CS is pulled LOW. EOC changes real time from
HIGH to LOW at the completion of a conversion. This signal may be used as an interrupt for an external microcontroller. Bit 23 (EOC) can be captured on the first rising edge
of SCK. Bit 22 is shifted out of the device on the first falling
edge of SCK. The final data bit (Bit 0) is shifted out on the
falling edge of the 23rd SCK and may be latched on the
rising edge of the 24th SCK pulse. On the falling edge of the
24th SCK pulse, SDO goes HIGH indicating a new conversion cycle has been initiated. This bit serves as EOC (Bit
23) for the next conversion cycle. Table 2 summarizes the
output data format.
3/4V
3/4V
1/2V
1/2V
1/4V
1/4V
0+/0
–1LSB0CH0/CH10111 1 11...1
–1/8 • V
VIN < –1/8 • V
*Bit 22 is always 0 for the LTC2421 **The sign bit changes state during the 0 code.
REF
REF
+ 1LSB0CH0/CH11100 0 00...0
+ 1LSB0CH0/CH11011 0 00...0
REF
REF
+ 1LSB0CH0/CH11010 0 00...0
REF
REF
+ 1LSB0CH0/CH11001 0 00...0
REF
REF
–
REF
REF
0CH0/CH11100 0 11...1
0CH0/CH11100 0 11...1
0CH0/CH11011 1 11...1
0CH0/CH11010 1 11...1
0CH0/CH11001 1 11...1
0CH0/CH11000 1 11...1
0CH0/CH11/0**000000...0
0CH0/CH10111 1 00...0
0CH0/CH10111 1 00...0
As long as the voltage on the VIN pin is maintained within
the –0.3V to (VCC + 0.3V) absolute maximum operating
range, a conversion result is generated for any input value
from –0.125 • V
greater than 1.125 • V
to the value corresponding to 1.125 • V
ages below – 0.125 • V
to the value corresponding to –0.125 • V
to 1.125 • V
REF
, the conversion result is clamped
REF
, the conversion result is clamped
REF
For input voltages
REF.
. For input volt-
REF
.
REF
Frequency Rejection Selection (FO Pin Connection)
The LTC2421/LTC2422 internal oscillator provides better
than 110dB normal mode rejection at the line frequency
and all its harmonics for 50Hz ±2% or 60Hz ±2%. For
60Hz rejection, FO (Pin 10) should be connected to GND
(Pin 6) while for 50Hz rejection the FO pin should be connected to V
(Pin␣ 1).
CC
The selection of 50Hz or 60Hz rejection can also be made
by driving FO to an appropriate logic level. A selection
change during the sleep or data output states will not
disturb the converter operation. If the selection is made
during the conversion state, the result of the conversion in
progress may be outside specifications but the following
conversions will not be affected.
When a fundamental rejection frequency different from
50Hz or 60Hz is required or when the converter must be
synchronized with an outside source, the LTC2421/
LTC2422 can operate with an external conversion clock.
The converter automatically detects the presence of an
external clock signal at the FO pin and turns off the internal
oscillator. The frequency f
of the external signal must
EOSC
be at least 2560Hz (1Hz notch frequency) to be detected.
The external clock signal duty cycle is not significant as
long as the minimum and maximum specifications for the
high and low periods t
HEO
and t
are observed.
LEO
While operating with an external conversion clock of a
frequency f
110dB normal mode rejection in a frequency range f
, the LTC2421/LTC2422 provide better than
EOSC
EOSC
/
2560 ±4% and its harmonics. The normal mode rejection
as a function of the input frequency deviation from f
EOSC
/
2560 is shown in Figure 5.
Whenever an external clock is not present at the FO pin, the
converter automatically activates its internal oscillator and
enters the Internal Conversion Clock mode. The LTC2421/
LTC2422 operation will not be disturbed if the change of
conversion clock source occurs during the sleep state or
during the data output state while the converter uses an
24212f
13
LTC2421/LTC2422
WUUU
APPLICATIO S I FOR ATIO
–60
–70
–80
–90
–100
–110
REJECTION (dB)
–120
–130
–140
–12–8–404812
INPUT FREQUENCY DEVIATION FROM NOTCH FREQUENCY (%)
24212 F05
Figure 5. LTC2421/LTC2422 Normal Mode Rejection When
Using an External Oscillator of Frequency f
EOSC
external serial clock. If the change occurs during the conversion state, the result of the conversion in progress may
be outside specifications but the following conversions
will not be affected. If the change occurs during the data
output state and the converter is in the Internal SCK mode,
the serial clock duty cycle may be affected but the serial
data stream will remain valid.
Table 3 summarizes the duration of each state as a function of FO.
SERIAL INTERFACE
synchronous 3-wire interface. During the conversion and
sleep states, this interface can be used to assess the converter status and during the data output state, it is used to
read the conversion result.
Serial Clock Input/Output (SCK)
The serial clock signal present on SCK (Pin 9) is used to
synchronize the data transfer. Each bit of data is shifted out
the SDO pin on the falling edge of the serial clock.
In the Internal SCK mode of operation, the SCK pin is an
output and the LTC2421/LTC2422 create their own serial
clock by dividing the internal conversion clock by 8. In the
External SCK mode of operation, the SCK pin is used as
input. The internal or external SCK mode is selected on
power-up and then reselected every time a HIGH-to-LOW
transition is detected at the CS pin. If SCK is HIGH or
floating at power-up or during this transition, the converter enters the internal SCK mode. If SCK is LOW at
power-up or during this transition, the converter enters
the external SCK mode.
Serial Data Output (SDO)
The serial data output pin, SDO (Pin 8), drives the serial
data during the data output state. In addition, the SDO pin
is used as an end of conversion indicator during the conversion and sleep states.
The LTC2421/LTC2422 transmit the conversion results
and receives the start of conversion command through a
SLEEPAs Long As CS = HIGH Until CS = 0 and SCK
DATA OUTPUTInternal Serial ClockFO = LOW/HIGHAs Long As CS = LOW But Not Longer Than 1.28ms
(Internal Oscillator)(24 SCK cycles)
FO = External Oscillator withAs Long As CS = LOW But Not Longer Than 192/f
Frequency f
External Serial Clock withAs Long As CS = LOW But Not Longer Than 24/f
Frequency f
kHz(24 SCK cycles)
SCK
EOSC
When CS (Pin 7) is HIGH, the SDO driver is switched to a
high impedance state. This allows sharing the serial
s
kHz
EOSC
kHz(24 SCK cycles)
EOSC
SCK
EOSC
ms
14
ms
24212f
WUUU
APPLICATIO S I FOR ATIO
LTC2421/LTC2422
interface with other devices. If CS is LOW during the convert or sleep state, SDO will output EOC. If CS is LOW
during the conversion phase, the EOC bit appears HIGH on
the SDO pin. Once the conversion is complete, EOC goes
LOW. The device remains in the sleep state until the first
rising edge of SCK occurs while CS = 0. While in the sleep
state, the device is in a LOW power state if CS is HIGH.
Chip Select Input (CS)
The active LOW chip select, CS (Pin 7), is used to test the
conversion status and to enable the data output transfer as
described in the previous sections.
In addition, the CS signal can be used to trigger a new
conversion cycle before the entire serial data transfer has
been completed. The LTC2421/LTC2422 will abort any
serial data transfer in progress and start a new conversion
cycle anytime a LOW-to-HIGH transition is detected at the
CS pin after the converter has entered the data output state
(i.e., after the first rising edge of SCK occurs with CS = 0).
Finally, CS can be used to control the free-running modes
of operation, see Serial Interface Timing Modes section.
Grounding CS will force the ADC to continuously convert
at the maximum output rate selected by FO. Tying a capacitor to CS will reduce the output rate and power dissipation by a factor proportional to the capacitor’s value,
see Figures 13 to 15.
SERIAL INTERFACE TIMING MODES
The LTC2421/LTC2422’s 3-wire interface is SPI and
MICROWIRE compatible. This interface offers several
flexible modes of operation. These include internal/external serial clock, 2- or 3-wire I/O, single cycle conversion
and autostart. The following sections describe each of
these serial interface timing modes in detail. In all these
cases, the converter can use the internal oscillator (FO =
LOW or FO = HIGH) or an external oscillator connected to
the FO pin. Refer to Table 4 for a summary.
External Serial Clock, Single Cycle Operation
(SPI/MICROWIRE Compatible)
This timing mode uses an external serial clock to shift out
the conversion result and a CS signal to monitor and control the state of the conversion cycle, see Figure 6.
The serial clock mode is selected on the falling edge of CS.
To select the external serial clock mode, the serial clock pin
(SCK) must be LOW during each CS falling edge.
The serial data output pin (SDO) is Hi-Z as long as CS is
HIGH. At any time during the conversion cycle, CS may be
pulled LOW in order to monitor the state of the converter.
While CS is LOW, EOC is output to the SDO pin. EOC = 1
while a conversion is in progress and EOC = 0 if the device
is in the sleep state. Independent of CS, the device automatically enters the sleep state once the conversion is
complete. While in the sleep state, power is reduced an
order of magnitude if CS is HIGH.
When the device is in the sleep state (EOC = 0), its
conversion result is held in an internal static shift register.
The device remains in the sleep state until the first rising
edge of SCK is seen while CS is LOW. Data is shifted out
the SDO pin on each falling edge of SCK. This enables
external circuitry to latch the output on the rising edge of
SCK. EOC can be latched on the first rising edge of SCK
and the last bit of the conversion result can be latched on
the 24th rising edge of SCK. On the 24th falling edge of
SCK, the device begins a new conversion. SDO goes HIGH
(EOC = 1) indicating a conversion is in progress.
Table 4. LTC2421/LTC2422 Interface Timing Modes
ConversionDataConnection
SCKCycleOutputand
ConfigurationSourceControlControlWaveforms
External SCK, Single Cycle ConversionExternalCS and SCKCS and SCKFigures 6, 7
External SCK, 2-Wire I/OExternalSCKSCKFigure 8
Internal SCK, Single Cycle ConversionInternalCS ↓CS ↓Figures 9, 10
Internal SCK, 2-Wire I/O, Continuous ConversionInternalContinuousInternalFigure 11
Internal SCK, Autostart ConversionInternalC
EXT
InternalFigure 12
15
24212f
LTC2421/LTC2422
WUUU
APPLICATIO S I FOR ATIO
At the conclusion of the data cycle, CS may remain LOW
and EOC monitored as an end-of-conversion interrupt.
Alternatively, CS may be driven HIGH setting SDO to Hi-Z.
As described above, CS may be pulled LOW at any time in
order to monitor the conversion status.
Typically, CS remains LOW during the data output state.
However, the data output state may be aborted by pulling
2.7V TO 5.5V
1µF
110
SET
TO
REF
2
CC
3
4
)
5
EXRSIG
SDO
REFERENCE VOLTAGE
+ 0.1V TO V
ZS
SET
ANALOG INPUT RANGE
– 0.12V
ZS
SET
REF
FS
+ 0.12V
SET
(V
= FS
– ZS
REF
SET
0V TO FS
CS
TEST EOCTEST EOC
BIT 23
EOCCH0/CH1
SET
– 100mV
CS HIGH anytime between the first rising edge and the
24th falling edge of SCK, see Figure 7. On the rising edge
of CS, the device aborts the data output state and immediately initiates a new conversion. This is useful for systems not requiring all 24 bits of output data, aborting an
invalid conversion cycle or synchronizing the start of a
conversion.
Figure 7. External Serial Clock, Reduced Data Output Length
24212f
WUUU
APPLICATIO S I FOR ATIO
LTC2421/LTC2422
External Serial Clock, 2-Wire I/O
This timing mode utilizes a 2-wire serial I/O interface. The
conversion result is shifted out of the device by an externally generated serial clock (SCK) signal, see Figure 8. CS
may be permanently tied to ground (Pin 6), simplifying the
user interface or isolation barrier.
The external serial clock mode is selected at the end of the
power-on reset (POR) cycle. The POR cycle is concluded
approximately 0.5ms after VCC exceeds 2.2V. The level
applied to SCK at this time determines if SCK is internal or
external. SCK must be driven LOW prior to the end of POR
in order to enter the external serial clock timing mode.
Since CS is tied LOW, the end-of-conversion (EOC) can
be continuously monitored at the SDO pin during the
convert and sleep states. EOC may be used as an interrupt to an external controller indicating the conversion
result is ready. EOC = 1 while the conversion is in progress
and EOC = 0 once the conversion enters the low power
sleep state. On the falling edge of EOC, the conversion
result is loaded into an internal static shift register. The
device remains in the sleep state until the first rising edge
of SCK. Data is shifted out the SDO pin on each falling
edge of SCK enabling external circuitry to latch data on
the rising edge of SCK. EOC can be latched on the first
rising edge of SCK. On the 24th falling edge of SCK, SDO
goes HIGH (EOC = 1) indicating a new conversion has
begun.
Internal Serial Clock, Single Cycle Operation
This timing mode uses an internal serial clock to shift out
the conversion result and a CS signal to monitor and control the state of the conversion cycle, see Figure 9.
In order to select the internal serial clock timing mode, the
serial clock pin (SCK) must be floating (Hi-Z) or pulled
HIGH prior to the falling edge of CS. The device will not
enter the internal serial clock mode if SCK is driven LOW
on the falling edge of CS. An internal weak pull-up resistor
is active on the SCK pin during the falling edge of CS;
therefore, the internal serial clock timing mode is automatically selected if SCK is not externally driven.
The serial data output pin (SDO) is Hi-Z as long as CS is
HIGH. At any time during the conversion cycle, CS may be
pulled LOW in order to monitor the state of the converter.
Once CS is pulled LOW, SCK goes LOW and EOC is output
to the SDO pin. EOC = 1 while a conversion is in progress
and EOC = 0 if the device is in the sleep state.
When testing EOC, if the conversion is complete (EOC = 0),
the device will exit the sleep state and enter the data output
state if CS remains LOW. In order to prevent the device
from exiting the low power sleep state, CS must be pulled
Figure 9. Internal Serial Clock, Single Cycle Operation
HIGH before the first rising edge of SCK. In the internal
SCK timing mode, SCK goes HIGH and the device begins
outputting data at time t
(if EOC = 0) or t
after EOC goes LOW (if CS is LOW
EOCtest
during the falling edge of EOC). The value of t
after the falling edge of CS
EOCtest
EOCtest
is 23µs
if the device is using its internal oscillator (F0 = logic LOW
or HIGH). If FO is driven by an external oscillator of frequency f
HIGH before time t
EOSC
, then t
EOCtest
EOCtest
is 3.6/f
. If CS is pulled
EOSC
, the device remains in the sleep
state. The conversion result is held in the internal static
shift register.
If CS remains LOW longer than t
, the first rising
EOCtest
edge of SCK will occur and the conversion result is serially
shifted out of the SDO pin. The data output cycle begins on
this first rising edge of SCK and concludes after the
24th
rising edge. Data is shifted out the SDO pin on each falling
edge of SCK. The internally generated serial clock is output
to the SCK pin. This signal may be used to shift the conversion result into external circuitry. EOC can be latched
on the first rising edge of SCK and the last bit of the conversion result on the
24th
rising edge, SDO goes HIGH (EOC = 1), SCK stays
24th
rising edge of SCK. After the
HIGH, and a new conversion starts.
Typically, CS remains LOW during the data output state.
However, the data output state may be aborted by pulling
BIT 19BIT 18BIT 20BIT 21BIT 22
MSBEXRSIG
CS HIGH anytime between the first and
BIT 4
BIT 0
LSB
24th
20
TEST EOC
24212 F09
rising edge of
SCK, see Figure 10. On the rising edge of CS, the device
aborts the data output state and immediately initiates a
new conversion. This is useful for systems not requiring
all 24 bits of output data, aborting an invalid conversion
cycle, or synchronizing the start of a conversion. If CS is
pulled HIGH while the converter is driving SCK LOW, the
internal pull-up is not available to restore SCK to a logic
HIGH state. This will cause the device to exit the internal
serial clock mode on the next falling edge of CS. This can
be avoided by adding an external 10k pull-up resistor to
the SCK pin or by never pulling CS HIGH when SCK is LOW.
Whenever SCK is LOW, the LTC2421/LTC2422’s internal
pull-up at pin SCK is disabled. Normally, SCK is not externally driven if the device is in the internal SCK timing mode.
However, certain applications may require an external driver
on SCK. If this driver goes Hi-Z after outputting a LOW
signal, the LTC2421/LTC2422’s internal pull-up remains
disabled. Hence, SCK remains LOW. On the next falling
edge of CS, the device is switched to the external SCK
timing mode. By adding an external 10k pull-up resistor to
SCK, this pin goes HIGH once the external driver goes
Hi-Z. On the next CS falling edge, the device will remain in
the internal SCK timing mode.
Figure 10. Internal Serial Clock, Reduced Data Output Length
A similar situation may occur during the sleep state when
CS is pulsed HIGH-LOW-HIGH in order to test the conversion status. If the device is in the sleep state (EOC = 0), SCK
will go LOW. Once CS goes HIGH (within the time period
defined above as t
), the internal pull-up is activated.
EOCtest
For a heavy capacitive load on the SCK pin, the internal
pull-up may not be adequate to return SCK to a HIGH level
before CS goes low again. This is not a concern under
normal conditions where CS remains LOW after detecting
EOC = 0. This situation is easily overcome by adding an
external 10k pull-up resistor to the SCK pin.
Internal Serial Clock, 2-Wire I/O,
Continuous Conversion
This timing mode uses a 2-wire, all output (SCK and SDO)
interface. The conversion result is shifted out of the device
by an internally generated serial clock (SCK) signal, see
Figure 11. CS may be permanently tied to ground (Pin 6),
simplifying the user interface or isolation barrier.
The internal serial clock mode is selected at the end of the
power-on reset (POR) cycle. The POR cycle is concluded
approximately 0.5ms after VCC exceeds 2.2V. An internal
CONVERSIONCONVERSIONSLEEP
TEST EOC
24212 F10
BIT 19BIT 18BIT 20BIT 21BIT 22
MSBEXRSIG
BIT 8
weak pull-up is active during the POR cycle; therefore, the
internal serial clock timing mode is automatically selected
if SCK is not externally driven LOW (if SCK is loaded such
that the internal pull-up cannot pull the pin HIGH, the external SCK mode will be selected).
During the conversion, the SCK and the serial data output
pin (SDO) are HIGH (EOC = 1). Once the conversion is
complete, SCK and SDO go LOW (EOC = 0) indicating the
conversion has finished and the device has entered the
sleep state. The part remains in the sleep state a minimum
amount of time (1/2 the internal SCK period) then immediately begins outputting data. The data output cycle begins
on the first rising edge of SCK and ends after the 24th
rising edge. Data is shifted out the SDO pin on each falling
edge of SCK. The internally generated serial clock is output to the SCK pin. This signal may be used to shift the
conversion result into external circuitry. EOC can be latched
on the first rising edge of SCK and the last bit of the
conversion result can be latched on the 24th rising edge
of SCK. After the 24th rising edge, SDO goes HIGH
(EOC = 1) indicating a new conversion is in progress. SCK
remains HIGH during the conversion.
24212f
19
LTC2421/LTC2422
WUUU
APPLICATIO S I FOR ATIO
2.7V TO 5.5V
1µF
110
SET
TO
REF
2
CC
3
4
)
5
MSBEXRSIG
SDO
SCK
(INTERNAL)
REFERENCE VOLTAGE
ZS
+ 0.1V TO V
SET
ANALOG INPUT RANGE
ZS
– 0.12V
SET
(V
REF
0V TO FS
CS
BIT 23
EOCCH0/CH1
SLEEP
FS
= FS
SET
+ 0.12V
– ZS
SET
SET
REF
– 100mV
Figure 11. Internal Serial Clock, Continuous Operation
Internal Serial Clock, Autostart Conversion
This timing mode is identical to the internal serial clock,
2-wire I/O described above with one additional feature.
Instead of grounding CS, an external timing capacitor is
tied to CS.
While the conversion is in progress, the CS pin is held
HIGH by an internal weak pull-up. Once the conversion is
complete, the device enters the low power sleep state and
an internal 25nA current source begins discharging the
capacitor tied to CS, see Figure 12. The time the converter
spends in the sleep state is determined by the value of the
external timing capacitor, see Figures 13 and 14. Once the
voltage at CS falls below an internal threshold (≈1.4V), the
device automatically begins outputting data. The data output cycle begins on the first rising edge of SCK and ends
on the
24th
rising edge. Data is shifted out the SDO pin on
each falling edge of SCK. The internally generated serial
clock is output to the SCK pin. This signal may be used to
shift the conversion result into external circuitry. After the
24th rising edge, CS is pulled HIGH and a new conversion
is immediately started. This is useful in applications requiring periodic monitoring and ultralow power. Figure 15
shows the average supply current as a function of capacitance on CS.
V
LSB
CC
10k
20
24212 F11
V
CC
= INTERNAL OSC/50Hz REJECTION
V
FS
CH1SDO
CH0
ZS
F
CC
SET
O
LTC2422
SET
DATA OUTPUTCONVERSIONCONVERSION
I
t should be noticed that the external capacitor discharge
current is kept very small in order to decrease the converter power dissipation in the sleep state. In the autostart
mode, the analog voltage on the CS pin cannot be
observed without disturbing the converter operation
using a regular oscilloscope probe. When using this configuration, it is important to minimize the external leakage
current at the CS pin by using a low leakage external capacitor and properly cleaning the PCB surface.
The internal serial clock mode is selected every time the
voltage on the CS pin crosses an internal threshold voltage. An internal weak pull-up at the SCK pin is active while
CS is discharging; therefore, the internal serial clock timing mode is automatically selected if SCK is floating. It is
important to ensure there are no external drivers pulling
SCK LOW while CS is discharging.
DIGITAL SIGNAL LEVELS
The LTC2421/LTC2422’s digital interface is easy to use.
Its digital inputs (FO, CS and SCK in External SCK mode of
operation) accept standard TTL/CMOS logic levels and the
internal hysteresis receivers can tolerate edge rates as
slow as 100µs. However, some considerations are re
Figure 12. Internal Serial Clock, Autostart Operation
300
CC
24212 F13
= 3V
)
RMS
SUPPLY CURRENT (µA
250
200
150
100
50
0
1
VCC = 5V
VCC = 3V
10100100010000
CAPACITANCE ON CS (pF)
BIT 21BIT 22
SIG
100000
24212 F15
)
RMS
SUPPLY CURRENT (µA
300
250
200
150
100
BIT 0
Hi-ZHi-Z
2420 F12
VCC = 5V
VCC = 3V
50
0
1
10100100010000
CAPACITANCE ON CS (pF)
100000
24212 F15
Figure 13. CS Capacitance vs t
SAMPLE
Figure 14. CS Capacitance
vs Output Rate
to take advantage of exceptional accuracy and low supply
current.
The digital output signals (SDO and SCK in Internal SCK
mode of operation) are less of a concern because they are
not generally active during the conversion state.
Figure 15. CS Capacitance
vs Supply Current
In order to preserve the LTC2421/LTC2422’s accuracy, it
is very important to minimize the ground path impedance
which may appear in series with the input and/or reference
signal and to reduce the current which may flow through
this path. The GND pin should be connected to a low
24212f
21
LTC2421/LTC2422
V
REF
V
IN
V
CC
R
SW
5k
AVERAGE INPUT CURRENT:
I
IN
= 0.25(VIN – 0.5 • V
REF
)fC
EQ
I
REF(LEAK)
I
REF(LEAK)
V
CC
R
SW
5k
C
EQ
1pF (TYP)
R
SW
5k
I
IN(LEAK)
I
IN
24212 F16
I
IN(LEAK)
SWITCHING FREQUENCY
f = 153.6kHz FOR INTERNAL OSCILLATOR (f
O
= LOGIC LOW OR HIGH)
f = f
EOSC
FOR EXTERNAL OSCILLATORS
GND
WUUU
APPLICATIO S I FOR ATIO
resis
tance ground plane through a minimum length trace.
The use of multiple via holes is recommended to further
reduce the connection resistance.
In an alternative configuration, the GND pin of the converter can be the single-point-ground in a single point
grounding system. The input signal ground, the reference
signal ground, the digital drivers ground (usually the digital ground) and the power supply ground (the analog
ground) should be connected in a star configuration with
the common point located as close to the GND pin as
possible.
The power supply current during the conversion state
should be kept to a minimum. This is achieved by restricting the number of digital signal transitions occurring during this period.
While a digital input signal is in the range 0.5V to
(VCC␣ –␣ 0.5V), the CMOS input receiver draws additional
current from the power supply. It should be noted that,
when any one of the digital input signals (FO, CS and SCK
in External SCK mode of operation) is within this range, the
LTC2421/LTC2422 power supply current may increase
even if the signal in question is at a valid logic level. For
micropower operation and in order to minimize the potential errors due to additional ground pin current, it is recommended to drive all digital input signals to full CMOS levels
[VIL < 0.4V and VOH > (VCC – 0.4V)].
Parallel termination near the LTC2421/LTC2422 pin will
eliminate this problem but will increase the driver power
dissipation. A series resistor between 27Ω and 56Ω placed
near the driver or near the LTC2421/LTC2422 pin will also
eliminate this problem without additional power dissipation. The actual resistor value depends upon the trace
impedance and connection topology.
Driving the Input and Reference
The analog input and reference of the typical delta-sigma
analog-to-digital converter are applied to a switched capacitor network. This network consists of capacitors switching between the analog input (VIN), ZS
(Pin 2). The result is small current spikes seen at both V
and V
. A simplified input equivalent circuit is shown in
REF
(Pin 5) and FS
SET
SET
IN
Figure 16.
The key to understanding the effects of this dynamic input
current is based on a simple first order RC time constant
model. Using the internal oscillator, the LTC2421/
LTC2422’s internal switched capacitor network is clocked
at 153,600Hz corresponding to a 6.5µs sampling period.
Fourteen time constants are required each time a capacitor
is switched in order to achieve 1ppm settling accuracy.
Therefore, the equivalent time constant at VIN and V
REF
should be less than 6.5µs/14 = 460ns in order to achieve
1ppm accuracy.
Severe ground pin current disturbances can also occur
due to the undershoot of fast digital input signals. Undershoot and overshoot can occur because of the impedance mismatch at the converter pin when the transition
time of an external control signal is less than twice the
propagation delay from the driver to LTC2421/LTC2422.
For reference, on a regular FR-4 board, signal propagation velocity is approximately 183ps/inch for internal
traces and 170ps/inch for surface traces. Thus, a driver
generating a control signal with a minimum transition
time of 1ns must be connected to the converter pin through
a trace shorter than 2.5 inches. This problem becomes
particularly difficult when shared control lines are used
and multiple reflections may occur. The solution is to
carefully terminate all transmission lines close to their
characteristic impedance.
22
Figure 16. LTC2421/LTC2422 Equivalent Analog Input Circuit
24212f
WUUU
APPLICATIO S I FOR ATIO
LTC2421/LTC2422
Input Current (VIN)
If complete settling occurs on the input, conversion results will be uneffected by the dynamic input current. If the
settling is incomplete, it does not degrade the linearity
performance of the device. It simply results in an offset/
full-scale shift, see Figure 17. To simplify the analysis of
input dynamic current, two separate cases are assumed:
large capacitance at VIN (CIN > 0.01µF) and small capaci-
tance at VIN (CIN < 0.01µF).
TUE
ZS
SET
SOURCE
V
IN
Figure 17. Offset/Full-Scale Shift
R
SOURCE
INTPUT
SIGNAL
C
IN
C
PAR
≅20pF
V
IN
LTC2421/
LTC2422
24212 F17
FS
SET
24212 F17
If the total capacitance at VIN (see Figure 18) is small
(<0.01µF), relatively large external source resistances (up
to 80k for 20pF parasitic capacitance) can be tolerated
without any offset/full-scale error. Figures 19 and 20 show
a family of offset and full-scale error curves for various
small valued input capacitors (CIN < 0.01µF) as a function
of input source resistance.
For large input capacitor values (CIN > 0.01µF), the input
spikes are averaged by the capacitor into a DC current. The
gain shift becomes a linear function of input source resistance independent of input capacitance, see Figures 21
and 22. The equivalent input impedance is 16.6MΩ. This
results in ±150nA of input dynamic current at the extreme
values of VIN (VIN = 0V and VIN = V
, when V
REF
REF
= 5V).
This corresponds to a 0.3ppm shift in offset and full-scale
readings for every 10Ω of input source resistance.
35
30
25
20
15
10
OFFSET ERROR (ppm)
5
0
CIN = 22µF
C
= 10µF
IN
= 1µF
C
IN
C
= 0.1µF
IN
C
= 0.01µF
IN
= 0.001µF
C
IN
VCC = 5V
V
= 5V
REF
= 0V
V
IN
T
= 25°C
A
2004001000
0
R
SOURCE
600800
(Ω)
24212 F20
Figure 18. An RC Network at V
50
VCC = 5V
= 5V
V
REF
= 0V
V
IN
40
= 25°C
T
A
30
20
OFFSET ERROR (ppm)
10
0
1
CIN = 100pF
C
IN
C
10
CIN = 0pF
= 1000pF
= 0.01µF
IN
100
R
SOURCE
Figure 19. Offset vs R
1k
(Ω)
SOURCE
IN
10k
100k
24212 F19
(Small C)
Figure 20. Offset vs R
5
0
–5
–10
–15
–20
–25
FULL-SCALE ERROR (ppm)
–30
–35
CIN = 22µF
= 10µF
C
IN
= 1µF
C
IN
C
= 0.1µF
IN
= 0.01µF
C
IN
= 0.001µF
C
IN
200400800
0
R
SOURCE
SOURCE
600
(Ω)
Figure 21. Full-Scale Error vs R
(Large C)
VCC = 5V
= 5V
V
REF
V
= 0V
IN
= 25°C
T
A
24212 F21
SOURCE
1000
(Large C)
24212f
23
LTC2421/LTC2422
WUUU
APPLICATIO S I FOR ATIO
10
0
–10
C
= 0pF
IN
–20
–30
FULL-SCALE ERROR (ppm)
–40
–50
1
CIN = 100pF
= 1000pF
C
IN
VCC = 5V
V
REF
= 5V
V
IN
= 25°C
T
A
CIN = 0.01µF
= 5V
101001k10k
R
SOURCE
(Ω)
100k
24212 F22
60
50
40
30
20
10
FULL-SCALE ERROR (ppm)
0
–10
C
= 22µF
VREF
= 10µF
C
VREF
= 1µF
C
VREF
= 0.1µF
C
VREF
= 0.01µF
C
VREF
= 0.001µF
C
VREF
VCC = 5V
= 5V
V
REF
= 5V
V
IN
= 25°C
T
A
2004001000
0
RESISTANCE AT V
600800
(Ω)
REF
24212 F23
Figure 22. Full-Scale Error vs R
SOURCE
(Small C)
In addition to the input current spikes, the input ESD protection diodes have a temperature dependent leakage current. This leakage current, nominally 1nA (±100nA max),
results in a fixed offset shift of 10µV for a 10k source
resistance.
The effect of input leakage current is evident for CIN = 0 in
Figures 19 and 22. A leakage current of 3nA results in a
150µV (30ppm) error for a 50k source resistance. As
R
SOURCE
gets larger, the switched capacitor input current
begins to dominate.
Reference Current (V
REF
)
Similar to the analog input, the reference input has a dynamic input current. This current has negligible effect on
the offset. However, the reference current at VIN = V
REF
is
similar to the input current at full-scale. For large values of
reference capacitance (C
> 0.01µF), the full-scale er-
VREF
ror shift is 0.03ppm/Ω of external reference resistance
independent of the capacitance at V
the capacitance tied to V
is small (C
REF
, see Figure 23. If
REF
< 0.01µF), an
VREF
input resistance of up to 80k (20pF parasitic capacitance
at V
) may be tolerated, see Figure 24.
REF
Unlike the analog input, the integral nonlinearity of the
device can be degraded with excessive external RC time
constants tied to the reference input. If the capacitance at
node V
is small (C
REF
< 0.01µF), the reference input
VREF
can tolerate large external resistances without reduction
in INL, see Figure 25. If the external capacitance is large
(C
> 0.01µF), the linearity will be degraded by
VREF
Figure 23. Full-Scale Error vs R
500
VCC = 5V
= 5V
V
REF
400
V
= 5V
IN
= 25°C
T
A
300
200
100
0
FULL-SCALE ERROR (ppm)
–100
–200
10100100k
1
RESISTANCE AT V
C
C
VREF
C
VREF
VREF
= 1000pF
= 100pF
= 0.01µF
1k10k
REF
C
(Ω)
VREF
Figure 24. Full-Scale Error vs R
50
VCC = 5V
= 5V
V
REF
40
= 25°C
T
A
30
20
10
INL ERROR (ppm)
0
–10
–20
1
Figure 25. INL Error vs R
C
= 1000pF
VREF
C
= 100pF
VREF
C
= 0.01µF
VREF
C
VREF
10100100k
RESISTANCE AT V
1k10k
(Ω)
REF
VREF
(Large C)
VREF
= 0pF
24212 F24
(Small C)
VREF
= 0pF
24212 F25
(Small C)
24212f
24
WUUU
APPLICATIO S I FOR ATIO
LTC2421/LTC2422
0.015ppm/Ω independent of capacitance at V
REF
, see
Figure 26.
In addition to the dynamic reference current, the V
REF
ESD
protection diodes have a temperature dependent leakage
current. This leakage current, nominally 1nA (±10nA max),
results in a fixed full-scale shift of 10µV for a 10k source
resistance.
10
–2
INL ERROR (ppm)
–4
–6
–8
–10
C
= 22µF
8
6
4
2
0
VREF
= 10µF
C
VREF
C
= 1µF
VREF
= 0.1µF
C
VREF
= 0.01µF
C
VREF
C
= 0.001µF
VREF
2004001000
0
RESISTANCE AT V
600800
REF
(Ω)
VCC = 5V
= 5V
V
REF
= 25°C
T
A
24212 F26
0
–20
–40
–60
–80
REJECTION (dB)
–100
–120
–140
0
fS/2f
INPUT FREQUENCY
S
24212 F27
Figure 27. Sinc4 Filter Rejection
The modulator contained within the LTC2421/LTC2422
can handle large-signal level perturbations without saturating. Signal levels up to 40% of V
do not saturate the
REF
analog modulator. These signals are limited by the input
ESD protection to 300mV below ground and 300mV above
VCC.
Figure 26. INL Error vs R
(Large C)
VREF
ANTIALIASING
One of the advantages delta-sigma ADCs offer over conventional ADCs is on-chip digital filtering. Combined with
a large oversampling ratio, the LTC2421/LTC2422 significantly simplify antialiasing filter requirements.
The digital filter provides very high rejection except at
integer multiples of the modulator sampling frequency
(fS), see Figure 27. The modulator sampling frequency is
256 • FO, where FO is the notch frequency (typically 50Hz
or 60Hz). The bandwidth of signals not rejected by the
digital filter is narrow (≈0.2%) compared to the bandwidth of the frequencies rejected.
As a result of the oversampling ratio (256) and the digital
filter, minimal (if any) antialias filtering is required in front
of the LTC2421/LTC2422. If passive RC components are
placed in front of the LTC2421/LTC2422, the input dynamic current should be considered (see Input Current
section). In cases where large effective RC time constants
are used, an external buffer amplifier may be required to
minimize the effects of input dynamic current.
Simple Basic Program for Interfacing to the
LTC2421/LTC2422
DTR
V
REF
LTC2421
V
IN
LTC2422
GND
”TINY.BAS V1.0 Copyright (C) 2000 by J. A. Dutra and LTC, All rights reseved'
NOTE this program generates 32 SCK’s for compatibility to 24-bit parts
'For use with most LTC24xy demo boards
designed for the PC Com Port, QBASIC
'Outputs are chan%,signneg%,d2400 (magnitude), PPM, and v (volts)
CLS : ON ERROR GOTO 4970
cport = 1: REM INPUT "com port number "; cport
GOSUB 1900: timestart$ = TIME$
mcr% = port + 4: msr% = port + 6
COLOR 15: LOCATE 3, 1: PRINT "Hit any key to stop… ";
FOR np = 1 TO 2000: OUT port, c0%: NEXT np: 'Power Via TxD
DO: '-------------------------START LOOP here--------
SCK
SDO
CS
Figure 28
CTS
RTS
PC
SERIAL
PORT
24212 F28
24212f
25
LTC2421/LTC2422
WUUU
APPLICATIO S I FOR ATIO
nummeas = nummeas + c1%
LOCATE 2, 2: PRINT "Scan#="; nummeas; " "; DATE$; " "; TIME$;
OUT mcr%, c0%: 'Initialize SCLK=0
k1 = km: d2400 = 0: chan% = c0%: signneg% = c0%
FOR bita% = 31 TO 0 STEP -1: v31 = 1
148 GOSUB 2200: v31 = v31 + 1
150 IF bita% = 31 THEN GOTO 152 ELSE 156
152 IF dfrm% = c0% THEN GOTO 156
155 IF v31 > 2 THEN LOCATE 16, 16: OUT port, c0%: PRINT "waiting for eoc":
IF v31 < 20000 THEN IF dfrm% = c1% THEN GOTO 148
IF dfrm% = 1 THEN LOCATE 17, 16: PRINT "Timed out on EOC,not fatal"
FOR bs = 1 TO 32: ' never got an eoc => clock it 32 times
GOSUB 2000: NEXT bs: GOTO 1800
156 LOCATE 16, 16: PRINT"": GOSUB 2000
IF bita% = 30 THEN 161 ELSE 171 ' CHANNEL BIT !!!!!!!!!!!!!!!
161 IF dfrm% = c1% THEN chan% = c1%: ch1% = c0%
IF dfrm% = c0% THEN chan% = c0%: ch1% = ch1% + c1%
IF ch1% > c4% THEN GOSUB 3700: ch1% = c1%
171 IF bita% = 29 THEN IF dfrm% = c0% THEN signneg% = c1%: ' NEG
IF bita% <= 28 THEN d2400 = d2400 + (dfrm% * k1): k1 = k1 / c2%
NEXT bita%: k1 = 1: digin% = c0%: 'MATH BELOW
1600 PPM = (d2400 / km) * kn: rw% = 6: hz% = (chan% * 20) + 1
IF signneg% = c1% THEN 1700 ELSE 1705
LOCATE 5, 21: PRINT "CHANNEL 1": LOCATE 5, 2: PRINT "CHANNEL 0"
FOR n% = port TO port + 7: OUT n%, 0: NEXT n%: ’Init UART regs
CLOSE #1: DEF SEG = 0: RETURN ’-------------------------------------2000 ’SUB read MSR AND RETURN data dfrm% INTERFACE
x3% = INP(msr%) AND c16%: OUT mcr%, c1%
GOSUB 3000: OUT mcr%, c0%
2040 IF x3% = c16% THEN dfrm% = c1% ELSE dfrm% = c0%
OUT mcr%, c0%: RETURN ’--------------------------------------------2200 ’SUB READ THE DATA BIT dfrm% does NOT change sclock
x3% = INP(msr%) AND C16%: GOTO 2040: RETURN’---------------3000 REM delay sub !!!!!!!!!!
FOR n8% = 0 TO 1: OUT port, c0%: NEXT n8%: RETURN: ’---------3700 FOR n = 6 TO 9: LOCATE n, 20
PRINT " ": NEXT n: RETURN’--------------------------3800 ’SUB to convert PPM into Volts and print it
v = PPM * (5 / 1000000): v1 = v * 1000000: hz% = (chan% * 20) + 12
IF v <= .1 THEN PRINT v1; " "; : LOCATE rw% + 1, hz%: PRINT "uV "
IF v > .1 THEN PRINT v; " "; : LOCATE rw% + 1, hz%: PRINT "Volts";
RETURN’---------------------------------------------------------------4970 PRINT "ERROR !!!!!!!!!!!!!!!"
5000 PRINT : LOCATE 18, 1: PRINT "Ending!!": PRINT "Hit any key to exit."
PRINT "Start ="; timestart$; " End = "; TIME$; " # samples ="; nummeas
CLOSE #1: END
1700 IF d2400 <> c0% THEN PPM = (PPM - 2000000)
1705 LOCATE rw%, hz%: PRINT PPM; " "; : LOCATE rw%, hz% + 11:
PRINT "PPM";
LOCATE rw% + 1, (chan% * 20) + 1: GOSUB 3800: 'THIS WORKS!
1800 LOOP WHILE INKEY$ = "": REM Works with "DO"
GOTO 5000 ’rem END!!-------------- Subs follow !!----------------!!!
1900 ’ESSENTIAL INITIALIZATIONS
REM set some constants, since they can be accessed much faster
LET c128% = 128: c64% = 64: c32% = 32: c16% = 16: c8% = 8: c4% = 4
LET c3% = 3: c2% = 2: c1% = 1: c0% = 0: km = (2 ^ 30) - 1: kn = 1000000
IF cport = 2 THEN OPEN "COM2:300,N,8,1,CD0,CS0,DS0,OP0,RS" FOR
RANDOM AS #1: port = (&H2F8)
IF cport = 1 THEN OPEN "COM1:300,N,8,1,CD0,CS0,DS0,OP0,RS" FOR
RANDOM AS #1: port = (&H3F8)
26
Single Ended Half-Bridge Digitizer
with Reference and Ground Sensing
Sensors convert real world phenomena (temperature, pressure, gas levels, etc.) into a voltage. Typically, this voltage
is generated by passing an excitation current through the
sensor. The wires connecting the sensor to the ADC form
parasitic resistors RP1 and RP2. The excitation current also
flows through parasitic resistors RP1 and RP2, as shown in
Figure 29. The voltage drop across these parasitic resistors leads to systematic offset and full-scale errors.
In order to eliminate the errors associated with these parasitic resistors, the LTC2421/LTC2422 include a full-scale
set input (FS
(ZS
). As shown in Figure 30, the FS
SET
) and a zero-scale set input
SET
pin acts as a
SET
zero current full-scale sense input. Errors due to parasitic
24212f
WUUU
00000
H
12.5%
UNDER
RANGE
ADC DATA OUT
FFFFF
H
ZS
SET
FS
SET
V
IN
24212 F31
12.5%
EXTENDED
RANGE
APPLICATIO S I FOR ATIO
LTC2421/LTC2422
re
sistance RP1 in series with the half-bridge sensor are
removed by the FS
scale output of the ADC (data out = FFFFF
at VIN = VB = FS
input to the ADC. The absolute full-
SET
) will occur
HEX
, see Figure 31. Similarly, the offset
SET
errors due to RP2 are removed by the ground sense input
ZS
. The absolute zero output of the ADC (data out =
SET
00000
) occurs at VIN = VA = ZS
HEX
. Parasitic resistors
SET
RP3 to RP5 have negligible errors due to the 1nA (typ)
leakage current at pins FS
SET
, ZS
and VIN. The wide
SET
dynamic input range (–300mV to 5.3V) and low noise
(1.2ppm RMS) enable the LTC2421 or the LTC2422 to
directly digitize the output of the bridge sensor.
The LTC2422 is ideal for applications requiring continuous monitoring of two input sensors. As shown in
Figure 32, the LTC2422 can monitor both a thermocouple
temperature probe and a cold junction temperature sensor. Absolute temperature measurements can be
performed with a variety of thermocouples using digital
cold junction compensation.
1
V
CC
LTC2421
2
FS
SET
9
V
IN
ZS
GND
SET
SCK
SDO
CS
8
7
10
F
O
3
5
6
I
EXCITATION
R
IDC ≅ 0
P1
V
B
R
P3
IDC ≅ 0
R
P4
IDC ≅ 0
V
A
R
R
P5
P2
Figure 30. Half-Bridge Digitizer with
Zero-Scale and Full-Scale Sense
3-WIRE
SPI INTERFACE
24212 F03
+
V
I
EXCITATION
R
R
FULL-SCALE ERROR
P1
–
SENSORSENSOR OUTPUT
P2
+
–
+
V
OFFSET ERROR
–
24212 F29
Figure 29. Errors Due to Excitation Currents
2.7V TO 5.5V
12k
THERMISTOR
100Ω
COLD JUNCTION
–+
THERMOCOUPLE
Figure 31. Transfer Curve with Zero-Scale and Full-Scale Set
LTC2422
110
V
CC
2
FS
3
CH1SDO
4
CH0
5
ZS
SET
SET
SCK
CS
GND
F
O
9
8
7
6
ISOLATION
BARRIER
PROCESSOR
24212 F32
Figure 32. Isolated Temperature Measurement
24212f
27
LTC2421/LTC2422
WUUU
APPLICATIO S I FOR ATIO
The selection between CH0 and CH1 is automatic. Initially,
after power-up, a conversion is performed on CH0. For
each subsequent conversion, the input channel selection
is alternated. Embedded within the serial data output is a
status bit indicating which channel corresponds to the
conversion result. If the conversion was performed on
CH0, this bit (Bit 22) is LOW and is HIGH if the conversion
was performed on CH1 (see Figure 33).
There are no extra control or status pins required to perform the alternating 2-channel measurements. The
LTC2422 only requires two digital signals (SCK and SDO).
This simplification is ideal for isolated temperature measurements or systems where minimal control signals are
available.
Pseudo Differential Applications
Generally, designers choose fully differential topologies
for several reasons. First, the interface to a 4- or 6-wire
bridge is simple (it is a differential output). Second, they
require good rejection of line frequency noise. Third, they
typically look at a small differential signal sitting on a
large common mode voltage; they need accurate
measurements of the differential signal independent of
the common mode input voltage. Many applications currently using fully differential analog-to-digital converters
for any of the above reasons may migrate to a pseudo
differential conversion using the LTC2422.
Direct Connection to a Full Bridge
The LTC2422 interfaces directly to a 4- or 6-wire bridge,
as shown in Figure 34. The LTC2422 includes a FS
a ZS
for sensing the excitation voltage directly across
SET
SET
and
the bridge. This eliminates errors due to excitation currents flowing through parasitic resistors. The LTC2422
also includes two single ended input channels which can
tie directly to the differential output of the bridge. The two
conversion results may be digitally subtracted yielding the
differential result.
The LTC2422’s single ended rejection of line frequencies
(±2%) and harmonics is better than 110dB. Since the
device performs two independent single ended conversions each with >110dB rejection, the overall common
mode and differential rejection is much better than the
80dB rejection typically found in other differential input
delta-sigma converters.
In addition to excellent rejection of line frequency noise,
the LTC2422 also exhibits excellent single ended noise
rejection over a wide range of frequencies due to its 4
th
order sinc filter. Each single ended conversion independently rejects high frequency noise (> 60Hz). Care must be
taken to insure noise at frequencies below 15Hz and at
multiples of the ADC sample rate (15,360Hz) are not
present. For this application, it is recommended the
LTC2422 is placed in close proximity to the bridge sensor
in order to reduce the noise injected into the ADC input. By
performing three successive conversions (CH0-CH1-CH0),
the drift and low frequency noise can be measured and
compensated for digitally.
The absolute accuracy (less than 10 ppm total error) of the
LTC2422 enables extremely accurate measurement of
small signals sitting on large voltages. Each of the two
pseudo differential measurements performed by the
LTC2422 is absolutely accurate independent of the common mode voltage output from the bridge. The pseudo
differential result obtained from digitally subtracting the
two single ended conversion results is accurate to within
the noise level of the device (3µV
) times the square
RMS
root of 2, independent of the common mode input voltage.
Typically, a bridge sensor outputs 2mV/V full scale. With
a 5V excitation, this translates to a full-scale output of
10mV. Divided by the RMS noise of 8.4µV(= 6µV • 1.414),
this circuit yields 1190 counts with no averaging or amplification. If more counts are required, several conversions
may be averaged (the number of effective counts is increased by a factor of square root of 2 for each doubling
of averages).
An RTD Temperature Digitizer
resistance changes as a function of temperature (100Ω to
400Ω for 0°C to 800°C). The same excitation current flows
back to the ADC ground and generates another voltage
drop across the return leads. In order to get an accurate
measurement of the temperature, these voltage drops must
be measured and removed from the conversion result.
Assuming the resistance is approximately the same for the
forward and return paths (R1 = R2), the auxiliary channel
on the LTC2422 can measure this drop. These errors are
then removed with simple digital correction.
The result of the first conversion on CH0 corresponds to an
input voltage of V
second conversion (CH1) is –R1 • I
RTD
+ R1 • I
EXCITATION.
EXCITATION.
The result of the
Note, the
LTC2422’s input range is not limited to the supply rails, it
has underrange capabilities. The device’s input range is
–300mV to V
+ 300mV. Adding the two conversion
REF
results together, the voltage drop across the RTD’s leads
are cancelled and the final result is V
RTD
.
An Isolated, 20-Bit Data Acquisition System
RTDs used in remote temperature measurements often
have long lead lengths between the ADC and RTD sensor.
These long lead lengths lead to voltage drops due to excitation current in the interconnect to the RTD. This voltage
drop can be measured and digitally removed using the
LTC2422 (see Figure 35).
The excitation current (typically 200µA) flows from the
ADC through a long lead length to the remote temperature
sensor (RTD). This current is applied to the RTD, whose
P
100Ω
I
+
t
V
RTD
I
–
EXCITATION
EXCITATION
IDC = 0
= 200µA
R1
= 200µA
R2
25Ω
The LTC1535 is useful for signal isolation. Figure 36 shows
a fully isolated, 20-bit differential input A/D converter implemented with the LTC1535 and LTC2422. Power on the
isolated side is regulated by an LT1761-5.0 low noise, low
dropout micropower regulator. Its output is suitable for
driving bridge circuits and for ratiometric applications.
During power-up, the LTC2422 becomes active at VCC =
2.3V, while the isolated side of the LTC1535 must wait for
V
to reach its undervoltage lockout threshold of 4.2V.
CC2
5V
1
V
CC
2
FS
SET
5k
1000pF
5k25Ω
0.1µF
LTC2422
4
CH0
3
CH1
5
ZS
SET
GND
9
SCK
8
O
7
10
3-WIRE
SPI INTERFACE
24212 F35
SDO
CS
F
6
Figure 35. RTD Remote Temperature Measurement
24212f
29
LTC2421/LTC2422
WUUU
APPLICATIO S I FOR ATIO
Below 4.2V, the LTC1535’s driver outputs Y and Z are in a
high impedance state, allowing the 1kΩ pull-down to define the logic state at SCK. When the LTC2422 first becomes active, it samples SCK; a logic “0” provided by the
1kΩ pull-down invokes the external serial clock mode. In
this mode, the LTC2422 is controlled by a single clock line
from the nonisolated side of the barrier, through the
LTC1535’s driver output Y. The entire power-up sequence,
1/2 BAT54C
+
10µF
16V
TAN T
“SDO”
“SCK”
LOGIC 5V
T1
1/2 BAT54C
ST2
ST1
RO
RE
DE
DI
V
CC1
+
10µF
10V
1
TANT
1
LTC1535
G1
G2
ISOLATION
BARRIER
T1 = COILTRONICS CTX02-14659
OR SIEMENS B78304-A1477-A3
1µF
V
CC2
= LOGIC COMMON
1
= FLOATING COMMON
2
from the time power is applied to V
until the LT1761’s
CC1
output has reached 5V, is approximately 1ms.
Data returns to the nonisolated side through the LTC1535’s
receiver at RO. An internal divider on receiver input B sets
a logic threshold of approximately 3.4V at input A, facilitating communications with the LTC2422’s SDO output
without the need for any external components.
LT1761-5
A
B
Y
Z
INOUT
SHDN BYP
GND
2
+
10µF
10V
TANT
2
1k
212
2
10µF
F
O
SCK
SDO
CS
GND
+
LTC2422
FS
ZS
10µF
10V
TANT
V
SET
CH1
CH0
SET
10µF
CERAMIC
2
CC
24212 F36
30
Figure 36. Complete, Isolated 20-Bit Data Acquisition System
24212f
LTC2421/LTC2422
UU
W
PACKAGE I FOR ATIO
5.23
(.206)
MIN
3.05 ± 0.38
(.0120 ± .0015)
TYP
RECOMMENDED SOLDER PAD LAYOUT
0.254
(.010)
GAUGE PLANE
0.18
(.007)
NOTE:
1. DIMENSIONS IN MILLIMETER/(INCH)
2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
MS Package
10-Lead Plastic MSOP
(Reference LTC DWG # 05-08-1661)
0.889
± 0.127
(.035 ± .005)
3.2 – 3.45
(.126 – .136)
3.00 ± 0.102
PLANE
(.118 ± .004)
(NOTE 3)
4.88 ± 0.10
(.192 ± .004)
0.17 – 0.27
(.007 – .011)
DETAIL “A”
DETAIL “A”
0.50
(.0197)
BSC
° – 6° TYP
0
(.021 ± .006)
0.53 ± 0.01
SEATING
1.10
(.043)
MAX
12
0.50
(.0197)
TYP
8910
3
7
6
45
0.497 ± 0.076
(.0196 ± .003)
REF
3.00 ± 0.102
(.118 ± .004)
NOTE 4
0.86
(.034)
REF
0.13 ± 0.05
(.005 ± .002)
MSOP (MS) 1001
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
24212f
31
LTC2421/LTC2422
TYPICAL APPLICATIO
U
Figure 37 shows the block diagram of a demo circuit
(contact LTC for a demonstration) of a multichannel
isolated temperature measurement system. This circuit
decodes an address to select which LTC2422 receives a
24-bit burst of SCK signal. All devices independently
D1
RE
R0
SD0
(ADDRESS
OR COUNTER)
HC138SCK
HC138
HC595
D
IN
ADDRESS
LATCH
D1
RE
R0
D1
RE
R0
SEE FIGURE 34 FOR
THE COMPLETE CIRCUIT
convert either the thermal couple output or the thermistor
cold junction output. After each conversion, the devices
enter their sleep state and wait for the SCK signal before
clocking out data and beginning the next conversion.
V
CC
SDO
SCK
SDO
SCK
SDO
SCK
LTC2422
ZS
SET
LTC2422
ZS
SET
LTC2422
ZS
SET
FS
SET
CH1
CH0
V
CC
FS
SET
+
2500V
CH1
CH0
V
CC
FS
SET
CH1
CH0
–
24212 F37
LTC1535
LTC1535
LTC1535
A
Y
A
Y
A
Y
Figure 37. Mulitchannel Isolated Temperature Measurement System
LTC240024-Bit, No Latency ∆Σ ADC in SO-84ppm INL, 10ppm Total Unadjusted Error, 200µA
LTC2401/LTC24021-/2-Channel, 24-Bit, No Latency ∆Σ ADC in MSOP0.6ppm Noise, 4ppm INL, Pin Compatible with the LTC2421/LTC2422
LTC2404/LTC24084-/8-Channel, 24-Bit, No Latency ∆Σ ADC4ppm INL, 10ppm Total Unadjusted Error, 200µA
LTC241324-Bit, No Latency ∆Σ ADCSimultaneous 50Hz and 60Hz Rejection, 0.16ppm Noise
LTC241524-Bit, Fully Differential, No Latency ∆Σ ADC15Hz Output Rate at 60Hz Rejection, Pin Conpatible with the LTC2410
LTC242020-Bit, No Latency ∆Σ ADC in SO-81.2ppm Noise, 8ppm INL, Pin Compatible with LTC2400
LTC2424/LTC24284-/8-Channel, 20-Bit, No Latency ∆Σ ADC1.2ppm Noise, 8ppm INL, Pin Compatible with LTC2404/LTC2408
LTC243020-Bit, Fully Differential, No Latency ∆Σ ADC in SSOP-160.16ppm Noise, 2ppm INL, 10ppm Total Unadjusted Error, 200µA
LTC243124-Bit, Fully Differential, No Latency ∆Σ ADC in MS100.29ppm Noise, 4ppm INL, 10ppm Total Unadjusted Error, 200µA
Linear Technology Corporation
32
1630 McCarthy Blvd., Milpitas, CA 95035-7417
(408) 432-1900 ● FAX: (408) 434-0507
●
www.linear.com
LINEAR TECHNOLOGY CORPORATION 2002
Noise
P-P
24212f
LT/TP 0202 2K • PRINTED IN USA
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.